AN IDDQ SENSOR CIRCUIT FOR LOW-VOLTAGE ICS
Abstract
A novel IDDQ sensor circuit with high sensitivity thatoperates at a low supply voltage is proposed. The circuitdoes not need an I-V translator but is directly driven by anabnormal IDDQ. The circuit can operate at either 5-V VDDor 3.3-V VDD with the same design. Simulation results showthat it can detect a 16- mA abnormal IDDQ at 3.3-V VDDand can reduce the voltage drop and performance penalty ofthe circuit under test.
References
[1]
M. Levi, "CMOS is most testable," Proc. Int. Test Conf., pp.217-220, 1981.
[2]
J.M. Soden, C.F. Hawkins, R.K. Gulati and W. Mao, "IDDQ testing: A review," JETTA, Vol.3, No.4, pp.291-303, December 1992.
[3]
C.F. Hawkins, I.M. Soden, A.W. Righter and F.J. Ferguson, "Defect classes - An overdue paradigm for CMOS IC testing," Proc. Int. Test Conf., pp.413-425, 1994.
[4]
A.D. Singh, H. Rasheed and W.W. Weber, "IDDQ testing of CMOS opens: An experimental study," Proc. Int. Test Conf., pp.479-489, 1995.
[5]
H. Ahuja, D. Arriens, B. Schneller, V. Verma and W. Whitman, "Intel 386 EX embedded processor IDDQ testing," Proc. Int. Test Conf., pp.902-909, 1995.
[6]
P.C. Maxwell, R.C. Aitken, K.R. Kollitz and A.C. Brown, "IDDQ and AC scan: The war against unmodelled defects," Proc. Int. Test Conf., pp.250-258, 1996.
[7]
A.W. Righter, I.M. Soden and R.W. Beegle, "High resolution IDDQ characterization and testing - Practical issues," Proc. Int. Test Conf., pp.259-268, 1996.
[8]
J. van Sas, V. Swerts and M. Darquennes, "Towards an effective IDDQ test vector selection and application methodology," Proc. Int. Test Conf., pp.491-500, 1996.
[9]
T.J. Powell, J.R. Pair and B.G. Carbajal III, "Correlating defects to functional and IDDQ tests," Proc. Int. Test Conf., pp.501-510, 1996.
[10]
F. Peters and S. Oostdijk, "Realistic defect coverage of voltage and current test," Proc. IDDQ Workshop, pp.4- 8, 1996.
[11]
T.C. Ibrahim, N. Hajj, E.M. Rudnick and J.H. Patel, "An efficient IDDQ test generation scheme for bridging faults in CMOS digital circuits," Proc. IDDQ Workshop, pp.74-78, 1996.
[12]
W. Maly and P. Nigh, "Built-in current testing - Feasibility study," Proc. Int. Conf. Circuit-Aided Design, pp.340-343, 1988.
[13]
Y. Miura and K. Kinoshita, "Circuit design for built-in current testing," Proc. Int. Test Conf., pp.873-881, 1992.
[14]
J. Argüelle, M. Martínez and S. Bracho, "Dynamic Idd test circuit for mixed signal ICs," Electronics Letters, Vol.30, No.6, pp.485-486, March 1994.
[15]
T.-L. Shen, J.C. Daly and J.-C. Lo, "A 2-ns detecting time, 2μm CMOS built-in current sensing circuit," IEEE J. Solid-State Circuits, Vol.28, No.1, pp. 72-77, 1993.
[16]
J.-J. Tang, K.-J. Lee and B.-D. Liu, "A practical current sensing technique for IDDQ testing," IEEE Trans. VLSI Systems, Vol.3, No.2, pp.302-310, June 1995.
[17]
S.P. Athan, D.L. Landis and S.A. Al-Arian, "A novel built-in current sensor for IDDQ testing of deep submicron CMOS ICs," Proc. VLSI Test Symp., pp.118-123, 1996.
[18]
C.-W. Lu, C.L. Lee and J.-E. Chen, "A fast and sensitive built-in current sensor for IDDQ testing," Proc. IDDQ Workshop, pp.56-58, 1996.
[19]
N. Weste and K. Eshraghian, "Principles of CMOS VLSI design: A system perspective," Ch.4, Addison Wesley, 1985.
[20]
J.M. Rabaey, "Digital integrated circuits: A design perspective," Sec.2, Prentice Hall, 1996.
Index Terms
- AN IDDQ SENSOR CIRCUIT FOR LOW-VOLTAGE ICS
Recommendations
Variability-conscious circuit designs for low-voltage memory-rich nano-scale CMOS LSIs
PATMOS'10: Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulationLow-voltage scaling limitations of nanoscale CMOS LSIs are one of the major problems in the nanoscale era because they cause the evermore-serious power crises with device scaling. The problems stem from two unscalable device parameters: The first is the ...
Design of mixed-voltage-tolerant crystal oscillator circuit in low-voltage CMOS technology
Special issue on ISCAS2008In the nanometer-scale CMOS technology, the gate-oxide thickness has been scaled down to provide higher operating speed with lower power supply voltage. However, regarding compatibility with the earlier defined standards or interface protocols of CMOS ...
Bias circuit design for low-voltage cascode transistors
SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems designThis article presents a design methodology for the most simple cascode transistor's bias circuit, i.e. a diode-connected transistor, valid from weak to strong inversion. By taking advantage of a compact MOS transistor model, we show how the circuit can ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
November 1997
ISBN:0780342100
Copyright © Copyright (c) 1997 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 01 November 1997
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 18 Nov 2024