Article

System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip

Authors:

Jörg HenkelAuthors Info & Claims

ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Pages 25 - 30

Published: 04 November 2001 Publication History

Abstract

In this work, we provide a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. Our approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. We have successfully incorporated our technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications.

References

[1]

M.R. Stan, Wayne P. Burleson, Bus-Invert Coding for Low Power I/O, IEEE Transactions on VLSI, March 1995.

Digital Library

[2]

A. Malik, B. Moyer, D. Cermak. A Programmable Unified Cache Architecture for Embedded Applications. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, November 2000.

Digital Library

[3]

S.M. Kang. Accurate Simulation of Power Dissipation in VLSI Circuits. IEEE Journal of Solid-State Circuits, vol. CS21, no. 5, pp. 889-891, October 1986.

[4]

G.Y. Yacoub, W.H. Ku. An Accurate Simulation Technique for Short-Circuit Power Dissipation Based on Current Component Isolation. IEEE International Symposium on Circuits and Systems, pp. 1157-1161, 1989.

[5]

R. Tjarnstorm. Power Dissipation Estimate by Switch Level Simulation. IEEE symposium on Circuits and Systems, pp. 881-884, 1989.

[6]

T.H. Krodel. PowerPlay - Fast Dynamic Power Evaluation Based on Logic Simulation. IEEE International Conference on Computer Aided Design, pp. 96-100, Oct. 1991.

Digital Library

[7]

A. Raghunathan, S. Dey, N.K. Jha. Register-transfer level evaluation techniques for switching activity and power consumption. International Conference on CAD Aided Design, pp. 158-165, 1996.

Digital Library

[8]

E. Macii, M. Pedram. High-Level Power Modeling, Evaluation, and Optimization. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 17, no. 11, November 1998.

Digital Library

[9]

D. Marculescu, R. Marculescu, M. Pedram. Information Theoretic Measures for Power Analysis. IEEE Transactions on Computer Aided Design, vol. 15, no. 6, pp. 599-610, 1996.

Digital Library

[10]

M. Nemani, F. Najm. Toward a High Level Power Evaluation Capability. IEEE Transactions on Computer Aided Design, vol. 15, no. 6, pp. 588-598, 1996.

Digital Library

[11]

V. Tiwari, S. Malik, A. Wolfe. Power Analysis of Embedded Software: A First Step Toward Sofware Power Minimization. IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 437-445, 1994.

Digital Library

[12]

C.T. Hsieh, M. Pedram, H. Mehta, F. Rastgar. Profile Driven Program Synthesis for Evaluation of System Power Dissipation. Design Automation Conference, June 1997.

Digital Library

[13]

C. Barndolese, W. Fornaciari, F. Salice, D. Sciuto. Energy Evaluation for 32-bit Microprocessor. International Workshop on Hardware/Software Co-Design, 2000.

Digital Library

[14]

R.J. Evans, P.D. Franzon. Energy Consumption Modeling and Optimization for SRAMs, IEEE Journal of Solid-State Circuits, Vol. 30, No. 5, pp. 571-579, 1995.

[15]

T.D. Givargis, J. Henkel, F. Vahid. Interface and Cache Power Exploration for Core Based Embedded System Design. International Conference on Computer Aided Design, November 1999.

Digital Library

[16]

T. Simunic, L. Benini, G. De Micheli. Cycle-accurate Evaluation of Energy Consumption in Embedded Systems. Design Automation Conference, pp. 876-872, 1999.

Digital Library

[17]

Y. Li, J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. Design Automation Conference, pp. 188-193, 1998.

Digital Library

[18]

P. Lieverse, P. van der Wolf, E. Deprettere, K. Vissers. A Mtehodology for Architecture Exploration of Heterogeneous Signal Processing Systems. IEEE Workshop on Signal Processing Systems, Taipei, October 1999.

[19]

T.D. Givargis, F. Vahid, J. Henkel. Instruction based System-level Power Evaluation of System-on-a-chip Peripheral Cores. International Symposium on System Synthesis, September 2000.

Digital Library

Cited By

Tomusk EDubach CO’boyle M(2015)Four Metrics to Evaluate Heterogeneous MulticoresACM Transactions on Architecture and Code Optimization10.1145/282995012:4(1-25)Online publication date: 16-Nov-2015
https://dl.acm.org/doi/10.1145/2829950
Ulusel ONepal KBahar RReda S(2014)Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based AcceleratorsACM Transactions on Reconfigurable Technology and Systems10.1145/25676617:1(1-22)Online publication date: 1-Feb-2014
https://dl.acm.org/doi/10.1145/2567661
Panerati JBeltrame G(2014)A comparative evaluation of multi-objective exploration algorithms for high-level designACM Transactions on Design Automation of Electronic Systems10.1145/256666919:2(1-22)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2566669
Show More Cited By

Index Terms

System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Hardware validation

Recommendations

System-level exploration for pareto-optimal configurations in parameterized system-on-a-chip architectures
System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002)

In this work, we provide a technique for efficiently exploring the power/performance design space of a parameterized system-on-chip (SOC) architecture to find all Pareto-optimal configurations. These Pareto-optimal configurations will represent the ...
Providing cost-effective on-chip network bandwidth in GPGPUs
ICCD '12: Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012)

Network-on-chip (NoC) bandwidth has a significant impact on overall performance in throughput-oriented processors such as GPG-PUs. Although it has been commonly assumed that high NoC bandwidth can be provided through abundant on-chip wires, we show that ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

November 2001

656 pages

ISBN:0780372492

Conference Chair:
Rolf Ernst
Tech. Univ. of Braunschweig, Braunschweig, Germany

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE Circuits & Systems Society
The IEEE Computer Society DATC

Publisher

IEEE Press

Publication History

Published: 04 November 2001

Check for updates

Author Tags

Qualifiers

Article

Conference

ICCAD01

Sponsor:

SIGDA

ICCAD01: International Conference on Computer Aided Design

November 4 - 8, 2001

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Upcoming Conference

ICCAD '24

Sponsor:
sigda

IEEE/ACM International Conference on Computer-Aided Design

October 27 - 31, 2024

New York , NY , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

18
Total Citations
View Citations
271
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Tomusk EDubach CO’boyle M(2015)Four Metrics to Evaluate Heterogeneous MulticoresACM Transactions on Architecture and Code Optimization10.1145/282995012:4(1-25)Online publication date: 16-Nov-2015
https://dl.acm.org/doi/10.1145/2829950
Ulusel ONepal KBahar RReda S(2014)Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based AcceleratorsACM Transactions on Reconfigurable Technology and Systems10.1145/25676617:1(1-22)Online publication date: 1-Feb-2014
https://dl.acm.org/doi/10.1145/2567661
Panerati JBeltrame G(2014)A comparative evaluation of multi-objective exploration algorithms for high-level designACM Transactions on Design Automation of Electronic Systems10.1145/256666919:2(1-22)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2566669
Paone EVahabi NZaccaria VSilvano CMelpignano DHaugou GLepley TMacii E(2013)Improving simulation speed and accuracy for many-core embedded platforms with ensemble modelsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485452(671-676)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485452
Paone EPalermo GZaccaria VSilvano CMelpignano DHaugou GLepley TJerraya ACarloni LChang NFummi F(2012)An exploration methodology for a customizable OpenCL stereo-matching application targeted to an industrial multi-cluster architectureProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2380445.2380523(503-512)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380445.2380523
Lukasiewycz MStreubühr MGlaß MHaubelt CTeich JBenini LDe Micheli GAl-Hashimi BMueller W(2009)Combined system synthesis and communication architecture exploration for MPSoCsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874737(472-477)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874737
Tawk MIbrahim KNiar SAltman E(2008)Multi-granularity sampling for simulating concurrent heterogeneous applicationsProceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems10.1145/1450095.1450127(217-226)Online publication date: 19-Oct-2008
https://dl.acm.org/doi/10.1145/1450095.1450127
Sun CShang LDick RHa SChoi KDutt NTeich J(2007)Three-dimensional multiprocessor system-on-chip thermal optimizationProceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1289816.1289846(117-122)Online publication date: 30-Sep-2007
https://dl.acm.org/doi/10.1145/1289816.1289846
Bartzas AMamagkakis SPouiklis GAtienza DCatthoor FSoudris DThanailakis AGielen G(2006)Dynamic data type refinement methodology for systematic performance-energy design exploration of network applicationsProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131692(740-745)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131692
Sheldon DKumar RLysecky RVahid FTullsen DHassoun S(2006)Application-specific customization of parameterized FPGA soft-core processorsProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233553(261-268)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233553
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents