Cited By
View all- Hartenstein RGoto S(2001)Coarse grain reconfigurable architecture (embedded tutorial)Proceedings of the 2001 Asia and South Pacific Design Automation Conference10.1145/370155.370535(564-570)Online publication date: 30-Jan-2001
It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures
Author: 
Tom KeanAuthors Info & Claims
Abstract
Following the simple Programmable Logic Device (SPLD) and Field Programmable Gate Array (FPGA) generations a third generation of programmable logic technologies is now reaching the marketplace. These new architectures are driven by the move to system level integration and fast expanding markets such as networking and wireless communications which are not addressed adequately by mainstream FPGA's. This paper considers the technologies, business models and chances of success of the third generation companies using the Triscend CSoC and Systolix Pulse DSP architectures as examples.
References
[1]
de Hon, Andre : Reconfigurable Architectures for General Purpose Computing, PhD Thesis, MIT Artificial Intelligence Laboratory 1996, AITR1586.
[2]
Kress, R. : A fast Reconfigurable ALU for Xputers, PhD Thesis, Universitaet Kaiserslautern, 1996, D-386.
[3]
Wittig R. et al : OneChip: An FPGA Processor with Reconfigurable Logic, Proc. IEEE Symposium on Custom Computing Machines, FCCM 97, Napa CA 1996.
[4]
Rupp C.R. et al : The NAPA Adaptive Processing Architecture, Proc. IEEE Symposium on Custom Computing Machines, FCCM 98, Napa CA 1998.
[5]
Churcher S. et al : The XC6200 FastMap™ Processor Interface. Proceedings FPL95, Springer LNCS 975.
[6]
Trimberger, S. et al : A Time-Multiplexed FPGA, Proc. IEEE Symposium on Custom Computing Machines, FCCM 97, Napa CA 1997.
[7]
Smith M. J. : Application-specific Integrated Circuits, Addison Wesley Longman 1995.
[8]
Jones, G. : PulseDSP - A Signal Processing Oriented Programmable Architecture, Field Programmable Logic and Application, Proceedings FPL99, Glasgow UK, Springer LNCS 1673.
[9]
Analog Devices Inc. : AD7725 16-bit Sigma-Delta ADC with Programmable Post Processor, Preliminary Technical Data, Norwood MA, Feb 2000.
[10]
Triscend Inc. : Triscend E5 Configurable System on Chip Family, Mountain View CA, January 2000.
[11]
Kean, T. : Soft RF: new frontier for hackers, Focus on Software Radio, EE Times, August 16 1999.
[12]
Triscend Inc. : Triscend Announces Industry's First 32-bit Configurable Processor will be ARM based, Press Release, November 1998.
Index Terms
- It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures
Recommendations
Design and development of new reconfigurable architectures for LSB/multi-bit image steganography system
The most crucial task in real-time processing of steganography algorithms is to reduce the computational delay and increase the throughput of a system. This critical issue is effectively addressed by implementing steganography methods in reconfigurable ...
New Hardware Architectures for Montgomery Modular Multiplication Algorithm
Montgomery modular multiplication is one of the fundamental operations used in cryptographic algorithms, such as RSA and Elliptic Curve Cryptosystems. At CHES 1999, Tenca and Koç proposed the Multiple-Word Radix-2 Montgomery Multiplication (MWR2MM) ...
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 27 August 2000
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Nov 2024
Other Metrics
Citations
Cited By
View all- Hartenstein RGoto S(2001)Coarse grain reconfigurable architecture (embedded tutorial)Proceedings of the 2001 Asia and South Pacific Design Automation Conference10.1145/370155.370535(564-570)Online publication date: 30-Jan-2001
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in