CNI: A High-Performance Network Interface for Workstation Clusters
Abstract
Networks of workstations provide an economic solution for scalable computing because they do not require specialized components. Even though recent advances have shown that it is possible to obtain high bandwidth between applications, interconnect latency remains a serious concern. In this paper we present CNI, a cluster network interface that not only provides both low latency and high bandwidth but also efficiently supports multiple programming paradigms. This is done by functionally coupling the network adaptor board more closely to the CPU without changing the standard workstation architecture. CNI results in performance gains for applications, substantially reducing communication overhead and delay.
References
[1]
M. A. Blumrich and K. L. et al. Virtual memory mapped network interface for the SHRIMP multicomputer. In Proceedings of the 21st Annual International Symposium on Computer Architecture, May 1994.
[2]
E. Brewer and C.N. Dellarocas. PROTEUS: User documentation version 0.5. Technical report, M.I.T., 1993.
[3]
A. Cox, S. Dwarkadas, P. Keleher, H. Lu, R. Rajamony, and W. Zwaenepoel Software versus hardware shared-memory implementation: A case study. In Proceedings of the 21st Annual International Symposium on Computer Architecture, May 1994.
[4]
P. Druschel, L.L. Peterson, and B.S. Davie. Experience with a high-speed network adaptor: A software perspective. In Proceedings of the 1994 Sigcomm Symposium, Aug. 1994.
[5]
C. et al The network architecture of the Connection Machine CM-5. In Proceedings of the 4th Symposium on Parallel Algorithms and Architecture, 1992.
[6]
K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 15-26, Seattle, Washington, May 1990.
[7]
P. Keleher, A.L. Cox, and W. Zwaenepoel Lazy consistency for software distributed shared memory. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 13-21, May 1992.
[8]
J. Kuskin and D.O. et al. The Stanford FLASH multiprocessor. In Proceedings of the 21st Annual International Symposium on Computer Architecture, May 1994.
[9]
D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148-159, May 1990.
[10]
M. Bailey, B. Gopal, M. Pagels, L. Peterson, and P. Sarkar. PATHFINDER: A pattern-based packet classifier. In Proceedings of the 1st Symposium on Operating System Design and Implementation, Nov. 1994.
[11]
S. Reinhardt, J. Lams, and D. Wood. Tempest, and Typhoon: User-level shared memory. In Proceedings of the 21st Annual International Symposium on Computer Architecture, Apr. 1994.
[12]
J. Singh, W. Weber, and A Gupta. SPLASH: Stanford parallel applications for shared memory. Technical Report CSLTR- 91-469, Stanford University, Apr. 1991.
[13]
C. Thekkath, T. Nugyen, E. Moy, and E. Lazowska. Implementing network protocols at the user level. In Proceedings of the 1993 Sigcomm Symposium, Sept. 1993.
[14]
T. von Eicken, D. Culler, S. Goldstein, and K. Schauser. Active Messages: A Mechanism for intergated communication and computation. In Proceedings of the 19th Annual International Symposium on Computer Architecture, Gold Coast, Australia, May 1992.
Recommendations
Flattened Butterfly Topology for On-Chip Networks
With the trend towards increasing number of cores in a multicore processors, the on-chip network that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip networks and describe how the ...
PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness
The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their ...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
August 1996
ISBN:0818675829
Copyright © Copyright (c) 1996 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 06 August 1996
Qualifiers
- Article
Acceptance Rates
Overall Acceptance Rate 166 of 966 submissions, 17%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 01 Oct 2024