An Asynchronous Morphological Processor for Multi-Media Applications
Abstract
The personal communication systems of the future will augment the mobile phone concept to include multimedia services such as: digitized speech, data, e-mail, paging, facsimile, GPS, still images transmission, and real time video. To that end, we have employed delay insensitive asynchronous design techniques to implement a mathematical morphology processor for image coding using GaAs technology. For the implementation we introduce a modified version of the DCVSL family, in order to achieve ultra-fast data rates. Simulation of architecture implementation in GaAs MESFET 0.6~ \mu m technology demonstrate the reliability of this ASIC system for the high end image processing applications with a bit-rate of 4~Gbits/s. This is the first ever reported design of an asynchronous wave front morphological processor using GaAs technology for speed enhancement.
References
[1]
E. R. Dougherty. Mathematical Morphology in Image Processing. Marcel Dekker, Inc., 1993.
[2]
Z. Zhou and A. N. Venetsanopoulos. Morphological Methods in Image Coding. In IEEE IASSP, volume 3219, pages 481-484, 1992.
[3]
A. Chihoub, M. LaValva, J. Avins, and J. Turlip. A Field Programmable Gate Array Implementation of a Systolic Architecture for a Morphology Engine. In Proc. of the SPIE- The Int. Soc. for Opt. Eng., volume 2064, pages 95-106, 1993.
[4]
G. M. Jacobs and R. W. Brodersen. Self-Timed Integrated Circuits for Digital Signal Processing Applications. In R. W. Brodersen, editor, VLSI Signal Processing III, pages 197-208. IEEE Press, 1988.
[5]
N. Weste and K. Eshraghian. Principles of CMOS VLSI Design. Addison-Wesley, 1985.
- An Asynchronous Morphological Processor for Multi-Media Applications
Recommendations
Customizable embedded processor array for multimedia applications
We are proposing a Customizable Embedded Processor Array for Multimedia Applications (CPAMA). This architecture can be used as a standalone image/video processing chip in consumer electronics. Its building blocks are all designed to achieve low power ...
Introduction to Octasic Asynchronous Processor Technology
ASYNC '12: Proceedings of the 2012 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)Since 2004 Octasic has worked on developing a unique asynchronous processor methodology and architecture targeted at Digital Signal Processing. A first commercial product, the OCT1010, was released in 2008. Octasic's second-generation OCT2200 product ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
January 1997
ISBN:0818677554
Copyright © Copyright (c) 1997 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 04 January 1997
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 26 Jan 2025