Critical packet prioritisation by slack-aware re-routing in on-chip networks
Article No.: 12, Pages 1 - 8
Abstract
Packet based Network-on-Chip (NoC) connect tens to hundreds of components in a multi-core system. The routing and arbitration policies employed in traditional NoCs treat all application packets equally. However, some packets are critical as they stall application execution whereas others are not. We differentiate packets based on a metric called slack that captures a packet's criticality. We observe that majority of NoC packets generated by standard application based benchmarks do not have slack and hence are critical. Prioritising these critical packets during routing and arbitration will reduce application stall and improve performance. We study the diversity and interference of packets to propose a policy that prioritises critical packets in NoC. This paper presents a slack-aware re-routing (SAR) technique that prioritises lower slack packets over higher slack packets and explores alternate minimal path when two no-slack packets compete for same output port. Experimental evaluation on a 64-core Tiled Chip Multi-Processor (TCMP) with 8x8 2D mesh NoC using both multiprogrammed and multithreaded workloads show that our proposed policy reduces application stall time by upto 22% over traditional round-robin policy and 18% over state-of-the-art slack-aware policy.
References
[1]
W. J. Dally and B. P. Towels, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
[2]
R. Das et al., "Application-Aware Prioritization Mechanisms for On-Chip Networks," in MICRO, 2009.
[3]
R. Das et al., "Aergia: Exploiting Packet Latency Slack in On-Chip Networks," in ISCA, 2010.
[4]
N. C. Nachiappan et al., "Application-aware Prefetch Prioritization in On-chip Networks," in PACT, 2012.
[5]
L. R. Hsu et al., "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource," in PACT, 2006.
[6]
Y. Li et al., "Heterogeneous-Aware Cache Partitioning," Parallel Computing, 2014.
[7]
S. W. Keckler, "Rethinking Caches for Throughput Processors: Technical Perspective," Communications of the ACM, 2014.
[8]
Y. Kim et al., "ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers," in HPCA, 2010.
[9]
T. Pimpalkhute and S. Pasricha, "NoC Scheduling for Improved Application-Aware and Memory-Aware Transfers in Multi-Core Systems," in VLSID, 2014.
[10]
L. Subramanian et al., "BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling," IEEE TPDS, 2016.
[11]
J. Zhan et al., "Optimizing the NoC Slack Through VFS in Hard Real-Time Embedded Systems," IEEE TCAD, 2014.
[12]
B. Sudev et al., "Network-on-Chip Packet Prioritisation based on Instantaneous Slack Awareness," in INDIN, 2015.
[13]
N. Jiang et al., "A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator," in ISPASS, 2013.
[14]
N. Binkert et al., "The gem5 Simulator," SIGARCH CAN, 2011.
[15]
C. Nicopoulos et al., "On the Effects of Process Variation in Network-on-Chip Architectures," IEEE TDSC, 2010.
[16]
A. B. Kahng et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration," in DATE, 2009.
[17]
B. Fields et al., "Slack: Maximizing Performance Under Technological Constraints," in ISCA, 2002.
[18]
S. Subramaniam et al., "Criticality-Based Optimizations for Efficient Load Processing," in HPCA, 2009.
[19]
S. Ghose et al., "Improving Memory Scheduling via Processor-Side Load Criticality Information," in ISCA, 2013.
[20]
J. S. Miguel and N. E. Jerger, "Data Criticality in Network-On-Chip Design," in NOCS, 2015.
[21]
M. K. Qureshi et al., "A Case for MLP-Aware Cache Replacement," in ISCA, 2006.
[22]
M. Moreto et al., "Dynamic Cache Partitioning Based on the MLP of Cache Misses," Springer THiPEAC III, 2011.
[23]
Y. Kim et al., "A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM," in ISCA, 2012.
[24]
X. Tang et al., "Improving Bank-Level Parallelism for Irregular Applications," in MICRO, 2016.
[25]
J. W. Lee et al., "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks," in ISCA, 2008.
[26]
B. Li et al., "Dynamic QoS Management for Chip Multiprocessors," ACM TACO, 2012.
[27]
B. Li et al., "Dirigent: Enforcing QoS for Latency-Critical Tasks on Shared Multicore Systems," in ASPLOS, 2016.
[28]
T. Pimpalkhute and S. Pasricha, "An Application-Aware Heterogeneous Prioritization Framework for NoC Based Chip Multiprocessors," in ISQED, 2014.
[29]
E. Bolotin et al., "The Power of Priority: NoC Based Distributed Cache Coherency," in NOCS, 2007.
[30]
W. Dai et al., "A Priority-Aware NoC to Reduce Squashes in Thread Level Speculation for Chip Multiprocessors," in ISPA, 2011.
- Critical packet prioritisation by slack-aware re-routing in on-chip networks
Recommendations
Application-aware prefetch prioritization in on-chip networks
PACT '12: Proceedings of the 21st international conference on Parallel architectures and compilation techniquesData prefetching is an effective technique for hiding memory latency. When issued prefetches are inaccurate, performance can degrade. Prior research provided solutions to deal with inaccurate prefetches at the cache and memory levels, but not in the ...
Enforcing in-order packet delivery in system area networks with adaptive routing
Special issue: Design and performance of networks for super-, cluster-, and grid-computing: Part IAdaptive routing, which dynamically selects the route of packets, has been widely studied for interconnection networks in massively parallel computers and system area networks. Although adaptive routing has the advantage of providing high bandwidth, it ...
Per-packet global congestion estimation for fast packet delivery in networks-on-chip
Networks-on-chip (NOCs) are becoming the de facto communication fabric to connect cores and cache banks in chip multiprocessors (CMPs). Routing algorithms, as one of the key components that influence NOC latency, are the subject of extensive research. ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2018
182 pages
ISBN:9781538648933
- General Chairs:
- Zhonghai Lu,
- Sriram Vangal,
- Program Chairs:
- Jiang Xu,
- Paul Bogdan
Sponsors
In-Cooperation
- IEEE-CAS: Circuits & Systems
Publisher
IEEE Press
Publication History
Published: 04 October 2018
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Overall Acceptance Rate 14 of 44 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 39Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)1
Reflects downloads up to 02 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in