research-article

Abetting planned obsolescence by aging 3D networks-on-chip

Authors:

Janardhan Rao Doppa,

Partha Pratim Pande,

Krishnendu ChakrabartyAuthors Info & Claims

NOCS '18: Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip

Article No.: 10, Pages 1 - 8

Published: 04 October 2018 Publication History

Abstract

We set up a security analysis framework by aging the Network-on-Chip (NoC) to study planned obsolescence by the original equipment manufacturer (OEM). An NoC is the communication backbone in a manycore System-on-Chip (SoC). Planned obsolescence may adopt any vulnerability in the NoC to cause the SoC to fail. We show how an OEM can craft workloads to generate electromigration-induced stress and crosstalk noise in TSV-based vertical links in the NoC to hasten failure. We analyzed three malicious workloads and confirm that a crafted workload that injects 3--10% more traffic on to a few selected critical vertical links can shorten the lifetime of the NoC by 11%-25% averaged over the benchmarks considered in this work.

References

[1]

BBC, "Apple investigated by France for 'planned obsolescence'," 2016. {Online}. Available: http://www.bbc.com/news/world-europe-42615378.

[2]

PHYS.ORG, "Italy probes Apple, Samsung over cuts to product life," 18 01 2018. {Online}. Available: https://phys.org/news/2018-01-italy-probes-apple-samsung-product.html.

[3]

L. KAHNEY, "Is Apple Guilty of Planned Obsolescence?," cultofmac.com, 2011. Available: https://www.cultofmac.com/77814/is-apple-guilty-of-planned-obsolescence/

[4]

J. Poole, "Geekbench," 18 December 2017. {Online}. Available: https://www.geekbench.com/blog/2017/12/iphone-performance-and-battery-age/.

[5]

H. Wieser, "Beyond Planned Obsolescence: Product Lifespans and the Challenges to a Circular Economy," GAIA - Ecological Perspectives for Science and Society, vol. 25, pp. 156--160, 2016.

[6]

S. Das, et al., "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise," in Design, Automation Test in Europe Conference Exhibition (DATE), 2017.

Digital Library

[7]

O. Sinanoglu, et al "Reconciling the ic test and security dichotomy," in IEEE European Test Symposium (ETS), 2013.

[8]

M. A. Alam and H. Kufluoglu, "H-h2 Dynamics for Negative-Bias Temperature-Instability (NBTI) Degradation," IEEE Transactions on Electron Devices, vol. 54, no. 5, pp. 1101--1107, 2007.

[9]

S. Mahapatra, et al "On the generation and recovery of interface traps in mosfets subjected to nbti, fn, and hci stress," IEEE Transactions on Electron Devices, vol. 53, pp. 1583--1592, 2006.

[10]

W. Wang et al., "The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, p. 173, 2010.

Digital Library

[11]

J. Abella, X. Vera and A. Gonzalez, "Penelope: The nbti-aware processor," in IEEE/ACM International Symposium on Microarchitecture (MICRO), 2007.

Digital Library

[12]

R. Vattikonda, W. Wang and Y. Cao, "Modeling and minimization of pmos nbti effect for robust nanometer design," in IEEE/ACM Design Automation Conference (DAC), 2006.

Digital Library

[13]

D. Saha, et al. "Role of anode hole injection and valence band hole tunneling on interface trap generation during hot carrier injection stress," IEEE electron device letters, vol. 27, pp. 585--587, 2006.

[14]

T.-S. Hu and S.-J. Yeoh, "Influence of MOS transistor gate oxide breakdown on circuit performance," in IEEE International Conference on Semiconductor Electronics, 1998.

[15]

K. A. Bowman, et al., "A 45 nm resilient microprocessor core for dynamic variation tolerance," IEEE Journal of Solid-State Circuits, vol. 46, no. 1, pp. 194--208, 2011.

[16]

J. Torrellas and A. Tiwari, "Facelift: Hiding and slowing down aging in multicores," in IEEE/ACM International Symposium on Microarchitecture (MICRO), 2008.

Digital Library

[17]

H. Amrouch, B. Khaleghi, A. Gerstlauer, and J. Henkel, "Reliability-aware design to suppress aging," in IEEE/ACM Design Automation Conference (DAC), 2016.

Digital Library

[18]

F. Koushanfar and M. Tehranipoor, "A survey of hardware trojan taxonomy and detection," IEEE design & Test of Computers, vol. 27, no. 1, pp. 10--25, 2010.

Digital Library

[19]

S. Dupuis et al., "A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans," in IEEE OnLine Testing Symposium (IOLTS), 2014.

[20]

M. Rostami et al, "Hardware security: Threat models and metrics," in Intl. Conference on Computer-Aided Design (ICCAD), 2013.

Digital Library

[21]

Y. Shiyanovskii, F. Wolff and A. Rajendran, "Process Reliability Based Trojans through NBTI and HCI effects," in NASA/ESA Conference on Adaptive Hardware and Systems, 2010.

[22]

A. Sreedhar, et al. "On Reliability Trojan Injection and Detection," Journal of Low Power Electronics, vol. 8, pp. 1--10, 2012.

[23]

J. Coburn, et al. "SECA: Security-enhanced Communication Architecture," in Intl. Conference on Compilers architectures and synthesis for embedded systems, 2005.

Digital Library

[24]

C. Reinbrecht, et al., "Gossip NoC-Avoiding Timing Side-Channel Attacks through Traffic Management," in Annual Symp.on VLSI, 2016.

[25]

S. Lotlikar, V. Pai and P. V. Gratz, "AcENoCs: A configurable HW/SW platform for FPGA accelerated NoC emulation," in International Conference on VLSI Design (VLSID), 2011.

Digital Library

[26]

R. J. Shridevi, D. Ancajas, K. K. Chakraborty and S. Roy, "Security Measures Against a Rogue Network-on-Chip," Journal of Hardware and Systems Security, vol. 1, no. 2, pp. 173--187, 2017.

[27]

J. Sepulveda, G. Gogniat, D. Florez, J. P. Diguet, C. Pedraza, and M. Strum, "3D-LeukoNoC: A dynamic NoC protection.," in International Conference on ReConFigurable Computing and FPGAs (ReConFig), 2014, pp. 1--6.

[28]

N. Karimi, et al., "Magic: Malicious aging in circuits/cores," ACM Transactions on Architecture and Code Optimization (TACO), vol. 12, no. 1, p. 5, 2015.

Digital Library

[29]

S. Das, et al., "Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3D Small-world Network-on-Chip," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 6, pp. 719--732, 2017.

Digital Library

[30]

S. Pasricha, "Exploring serial vertical interconnects for 3D ICs," in IEEE/ACM Design Automation Conference (DAC), 2009.

Digital Library

[31]

T. Frank et al, "Resistance increase due to electromigration induced depletion under TSV," in International Reliability Physics Symposium (IPRS), 2011.

[32]

G. Katti, "Characterization and Modeling of Through Silicon Via (TSV) and Its Impact on 3D Circuit and System," KUL, Leuven, (Chapter 2), 2011.

[33]

X. Sun, J. Ryckaert, G. Van der Plaas, and E. Beyne, "RF characterization and modeling of through-silicon vias," in Eurpoean Microelectronics Packaging Conference (ESPC), 2013.

[34]

L. Doyen, et. al., "Extensive analysis of resistance evolution due to," Journal of Applied Physics, vol. 104, no. 12, p. 123521, 2008.

[35]

O. Lysne, T. Skeie, S. A. Reinemo, and I. Theiss, "Layered routing in irregular networks," in IEEE Transactions on Parallel and Distributed Systems, vol. 17, no. 1, pp. 51--65, 2006.

Digital Library

[36]

C. Bienia, "Benchmarking Modern Multiprocessors," PhD Disertation, Princeton University, 2011.

Digital Library

[37]

S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: characterization and methodological considerations," in Annual International Symposium on Computer Architecture (ICSA), 1995, pp. 24--36.

Digital Library

Cited By

Sahoo SKumar ADecky MWong SMerrett GZhao YWang JWang XSingh AXue JYang C(2021)Emergent design challenges for embedded systems and paths forwardProceedings of the 2021 International Conference on Hardware/Software Codesign and System Synthesis10.1145/3478684.3479246(1-10)Online publication date: 30-Sep-2021
https://dl.acm.org/doi/10.1145/3478684.3479246

Recommendations

Small-World Network Enabled Energy Efficient and Robust 3D NoC Architectures
GLSVLSI '15: Proceedings of the 25th edition on Great Lakes Symposium on VLSI

Three dimensional (3D) Network-on-Chip (NoC) architectures enable design of low power and high performance communication fabrics for multicore chips. In spite of achievable performance benefits, 3D NoCs are still bottlenecked by the planar ...
Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip

Monolithic-3D-integration (M3D) improves the performance and energy efficiency of 3D ICs over conventional through-silicon-vias-based counterparts. The smaller dimensions of monolithic inter-tier vias offer high-density integration, the flexibility of ...
Analytical Reliability Analysis of 3D NoC under TSV Failure
Special Issues on Neuromorphic Computing and Emerging Many-Core Systems for Exascale Computing

The network-on-chip (NoC) technology allows for integration of a manycore design on a single chip for higher efficiency and scalability. Three-dimensional (3D) NoCs offer several advantages over two-dimensional (2D) NoCs. Through-silicon via (TSV) ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

NOCS '18: Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip

October 2018

182 pages

ISBN:9781538648933

General Chairs:
Zhonghai Lu
KTH Royal Institute of Technology
,
Sriram Vangal
Intel Corporation
,
Program Chairs:
Jiang Xu
Hong Kong University of Science and Technology
,
Paul Bogdan
University of Southern California

Sponsors

In-Cooperation

IEEE-CAS: Circuits & Systems

Publisher

IEEE Press

Publication History

Published: 04 October 2018

Check for updates

Author Tags

Qualifiers

Research-article

Conference

NOCS '18

Sponsor:

NOCS '18: International Symposium on Networks-on-Chip

October 4 - 5, 2018

Torino, Italy

Acceptance Rates

Overall Acceptance Rate 14 of 44 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
54
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Sahoo SKumar ADecky MWong SMerrett GZhao YWang JWang XSingh AXue JYang C(2021)Emergent design challenges for embedded systems and paths forwardProceedings of the 2021 International Conference on Hardware/Software Codesign and System Synthesis10.1145/3478684.3479246(1-10)Online publication date: 30-Sep-2021
https://dl.acm.org/doi/10.1145/3478684.3479246

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents