Revisiting wear leveling design on compression applied 3D NAND flash memory: work-in-progress
Article No.: 10, Pages 1 - 2
Abstract
Compression has been demonstrated as an efficient method for lifetime improvement on flash memory. However, data compression ratios are various, which bring proportional wearing on flash pages. Furthermore, the compression schemes have still not been considered in the design of the state-of-the-art wear leveling schemes. Thus, there will be some waste on lifetime exploitation, especially for three-dimensional (3D) NAND flash memory. 3D NAND flash memory is developed to boost the storage capacity by stacking memory cells vertically. However, in 3D NAND flash, one critical characteristic is that its endurance is significantly varied from blocks to pages. Thus, it is necessary to revisit the wear leveling mechanism for compression applied 3D NAND flash memory for further lifetime improvement.
References
[1]
Micheloni, Rino and Crippa, Luca and Marelli, Alessia, "Inside NAND Flash Memories" Springer, 2010.
[2]
Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, Yong Guan, "MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems," in DAC, 2011.
[3]
Lee, Sungjin and Park, Jihoon and Fleming, Kermin and Kim, Jihong and et al., "Improving performance and lifetime of solid-state drives using hardware-accelerated compression," IEEE TCE, 2011, pp. 1732--1739.
[4]
Zhang, Xuebin and Li, Jiangpeng and Wang, Hao and Zhao, Kai and Zhang, Tong, "Reducing solid-state storage device write stress through opportunistic in-place delta compression," in USENEX FAST, 2016, pp. 111--124.
[5]
Zuck, Aviad and Toledo, Sivan and Sotnikov, Dmitry and Harnik, Danny, "Compression and SSDs: Where and how?," in INFLOW, 2014.
[6]
Li, Jiangpeng and Zhao, Kai and Zhang, Xuebin and Ma, Jun and Zhao, Ming and Zhang, Tong, "How much can data compressibility help to improve NAND flash memory lifetime?," in USENIX FAST, 2015, pp. 227--240.
[7]
Micheloni, R.,"3D Flash Memories," 2016.
[8]
K. T. Park and D. S. Byeon and D. H. Kim,"A world's first product of three-dimensional vertical NAND Flash memory and beyond," in NVMTS, 2014.
[9]
A. Arreghini and G. Van den bosch and G. S. Kar and J. Van Houdt, "Ultimate Scaling Projection of Cylindrical 3D SONOS Devicese," IEEE IMW, 2014.
[10]
Ming-Chang Yang and Yuan-Hao Chang and Che-Wei Tsao and Po-Chun Huang,"New ERA: New efficient reliability-aware wear leveling for endurance enhancement of flash storage devices," in DAC, 2013.
[11]
Xavier Jimenez and David Novo and Paolo Ienne,"Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance," in USENTX FAST, 2014.
[12]
Yeong-Jae Woo and Jin-Soo Kim,"Diversifying wear index for MLC NAND flash memory to extend the lifetime of SSDs," in USENTX FAST, 2014.
[13]
Yangyang Pan and Guiqiang Dong and Tong Zhang,"Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes," in TVLSI, 2013.
[14]
Vic Ye,"The Solution to the Bit Error Non-uniformity of 3D NAND," in EMS, 2017.
Recommendations
1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systems
LCTES 2019: Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded SystemsThree-dimensional (3D) NAND flash has been developed to boost the storage capacity by stacking memory cells vertically. One critical characteristic of 3D NAND flash is its large endurance variation. With this characteristic, the lifetime will be ...
Wear rate leveling: lifetime enhancement of PRAM with endurance variation
DAC '11: Proceedings of the 48th Design Automation ConferenceThe limited write endurance of phase change random access memory (PRAM) is one of the major obstacles for PRAM-based main memory. Wear leveling techniques were proposed to extend its lifetime by balancing writes traffic. Another important concern that ...
Wear leveling for crossbar resistive memory
DAC '18: Proceedings of the 55th Annual Design Automation ConferenceResistive Memory (ReRAM) is an emerging non-volatile memory technology that has many advantages over conventional DRAM. ReRAM crossbar has the smallest 4F2 planar cell size and thus is widely adopted for constructing dense memory with large capacity. ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
In-Cooperation
- CEDA
- IEEE CAS
Publisher
IEEE Press
Publication History
Published: 30 September 2018
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Overall Acceptance Rate 280 of 864 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 120Total Downloads
- Downloads (Last 12 months)7
- Downloads (Last 6 weeks)2
Reflects downloads up to 02 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in