Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/2750482.2750500acmotherconferencesArticle/Chapter ViewAbstractPublication PagesfastConference Proceedingsconference-collections
Article

How much can data compressibility help to improve NAND flash memory lifetime?

Published: 16 February 2015 Publication History

Abstract

Although data compression can benefit flash memory lifetime, little work has been done to rigorously study the full potential of exploiting data compressibility to improve memory lifetime. This work attempts to fill this missing link. Motivated by the fact that memory cell damage strongly depends on the data content being stored, we first propose an implicit data compression approach (i.e., compress each data sector but do not increase the number of sectors per flash memory page) as a complement to conventional explicit data compression that aims to increase the number of sectors per flash memory page. Due to the runtime variation of data compressibility, each flash memory page almost always contains some unused storage space left by compressed data sectors. We develop a set of design strategies for exploiting such unused storage space to reduce the overall memory physical damage. We derive a set of mathematical formulations that can quantitatively estimate flash memory physical damage reduction gained by the proposed design strategies for both explicit and implicit data compression. Using 20nm MLC NAND flash memory chips, we carry out extensive experiments to quantify the content dependency of memory cell damage, based upon which we empirically evaluate and compare the effectiveness of the proposed design strategies under a wide spectrum of data compressibility characteristics.

References

[1]
G. Dong, N. Xie, and T. Zhang, "On the use of soft-decision error-correction codes in NAND Flash memory," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 2, pp. 429-439, 2011.
[2]
E. Yeo, "An LDPC-enabled flash controller in 40nm CMOS," in Proceedings of Flash Memory Summit, 2012.
[3]
X. Hu, "LDPC codes for Flash channel," in Proceedings of Flash Memory Summit, 2012.
[4]
J. Kim, J. Kim, S. Noh, S. Min, and Y. Cho, "A space-efficient flash translation layer for compact flash systems," IEEE Transactions on Consumer Electronics, vol. 48, no. 2, pp. 366-375, 2002.
[5]
K. Yim, H. Bahn, and K. Koh, "A flash compression layer for smart media card systems," IEEE Transactions on Consumer Electronics, vol. 50, no. 1, pp. 192-197, 2004.
[6]
E. Gal and S. Toledo, "Algorithms and data structures for flash memories," ACM Computing Surveys, vol. 37, no. 2, pp. 138-163, 2005.
[7]
J. Kang, H. Jo, J. Kim, and J. Lee, "A superblock-based flash translation layer for NAND Flash memory," in Proceedings of the 6th ACM & IEEE International conference on Embedded software, pp. 161-170, 2006.
[8]
T. Park and J. Kim, "Compression support for flash translation layer," in Proceedings of the International Workshop on Software Support for Portable Storage, pp. 19-24, 2010.
[9]
S. Lee, J. Park, K. Fleming, and J. Kim, "Improving performance and lifetime of solid-state drives using hardware-accelerated compression," IEEE Transactions on Consumer Electronics, vol. 57, no. 4, pp. 1732-1739, 2011.
[10]
Y. Pan, G. Dong, and T. Zhang, "Error rate-based wear-leveling for NAND Flash memory at highly scaled technology nodes," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp. 1350-1354, 2013.
[11]
C. Manning, "Introducing yaffs, the first NAND-specific flash file system," http://linuxdevices.com, 2002.
[12]
A. Schierl, G. Schellhorn, D. Haneberg, and W. Reif, "Abstract specification of the UBIFS file system for flash memory," in FM 2009: Formal Methods, pp. 190-206. Springer, 2009.
[13]
C. Lee, D. Sim, J. Hwang, and S. Cho, "F2FS: A New File System for Flash Storage," in Proceedings of the 13th USENIX File and Storage Technologies (FAST), 2015.
[14]
Y. Cai, E.F. Haratsch, O. Mutlu, and K. Mai, "Error patterns in MLC NAND flash memory: Measurement characterization and analysis," in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 521-526, 2012.
[15]
N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, S. Eric, F. Trivedi, E. Goodness, and L.R. Nevill, "Bit error rate in NAND Flash memories," in Proceedings of IEEE International Reliability Physics Symposium, pp. 9-19, 2008.
[16]
J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE Transactions on Information Theory, vol. IT-23, pp. 337-343, 1977.
[17]
T. Makatos, Y. Klonatos, M. Marazakis, M. Flouris, and A. Bilas, "Using transparent compression to improve SSD-based i/o caches," in Proceedings of the European Conference on Computer Systems (EuroSys), pp. 1-14, 2010.
[18]
S. Lee, J. Park, K. Fleming, Arvind, and J. Kim, "Improving performance and lifetime of solid-state drives using hardware-accelerated compression," IEEE Transactions on Consumer Electronics, vol. 57, no. 4, pp. 1732-1739, 2011.
[19]
C. Li, P. Shilane, F. Douglis, H. Shim, S. Smaldone, and G. Wallace, "Nitro: A capacity-optimized SSD cache for primary storage," in Proceedings of USENIX Annual Technical Conference (ATC), pp. 501-512, 2014.
[20]
A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam, "Leveraging value locality in optimizing NAND Flash-based SSDs," in Proceedings of the 9th USENIX File and Storage Technologies (FAST), 2011.
[21]
F. Chen, T. Luo, and X. Zhang, "CAFTL: A content-aware flash translation layer enhancing the lifespan of Flash memory based solid state drives," in Proceedings of the 9th USENIX File and Storage Technologies (FAST), 2011.
[22]
Y. Lu, J. Shu, and W. Zheng, "Extending the lifetime of flash-based storage through reducing write amplification from file systems," in Proceedings of the 11th USENIX File and Storage Technologies (FAST), pp. 257-270, 2013.
[23]
X. Jimenez, D. Novo, and P. Ienne, "Wear unleveling: improving NAND Flash lifetime by balancing page endurance," in Proceedings of the 12th USENIX File and Storage Technologies (FAST), 47-59, pp. 2014.
[24]
L. Chang, T. Kuo, and S. Lo, "Real-time garbage collection for flash-memory storage systems of real-time embedded systems," ACM Transactions on Embedded Computing Systems, vol. 3, no. 4, pp. 837-863, 2004.
[25]
Y. Lee, H. Yoo, I. Yoo, and I. Park, "6.4 gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers," in Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), pp. 426-428, 2012.
[26]
H. Tsai, C. Yang, and H. Chang, "An efficient BCH decoder with 124-bit correctability for multichannel SSD applications," in Proceedings of IEEE Asian Solid State Circuits Conference (A-SSCC), pp. 61-64, 2012.
[27]
J. Yang, "The efficient LDPC DSP system for SSD," in Proceedings of Flash Memory Summit, 2013.
[28]
L. Dolecek, "Non binary LDPC codes: The next frontier in ECC for flash," in Proceedings of Flash Memory Summit, 2014.
[29]
J. Wang, T. Courtade, H. Shankar, and R. Wesel, "Soft information for LDPC decoding in flash: mutual-information optimized quantization," in Proceedings of IEEE Global Telecommunications Conference (GLOBECOM), 2011.
[30]
S. Tanakamaru, Y. Yanagihara, and K. Takeuchi, "Over-10-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme," in Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 424-426, pp. 2012.
[31]
J. Li, K. Zhao, J. Ma, and T. Zhang, "Realizing unequal error correction for NAND flash memory at minimal read latency overhead," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 5, pp. 354-358, 2014.
[32]
J. Wang, K. Vakilinia, T. Chen, T. Courtade, G. Dong, T. Zhang, H. Shankar, and R. Wesel, "Enhanced precision through multiple reads for LDPC decoding in flash memories," IEEE Journal on Selected Areas in Communications, vol. 32, no. 5, pp. 880-891, 2014.

Cited By

View all
  • (2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
  • (2021)Data Pattern Aware Reliability Enhancement Scheme for 3D Solid-State DrivesACM Transactions on Embedded Computing Systems10.1145/347700020:5s(1-20)Online publication date: 17-Sep-2021
  • (2019)1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systemsProceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3316482.3326359(45-56)Online publication date: 23-Jun-2019
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences
FAST'15: Proceedings of the 13th USENIX Conference on File and Storage Technologies
February 2015
386 pages
ISBN:9781931971201

Sponsors

  • USENIX Assoc: USENIX Assoc

In-Cooperation

Publisher

USENIX Association

United States

Publication History

Published: 16 February 2015

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 02 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
  • (2021)Data Pattern Aware Reliability Enhancement Scheme for 3D Solid-State DrivesACM Transactions on Embedded Computing Systems10.1145/347700020:5s(1-20)Online publication date: 17-Sep-2021
  • (2019)1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systemsProceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3316482.3326359(45-56)Online publication date: 23-Jun-2019
  • (2018)Revisiting wear leveling design on compression applied 3D NAND flash memoryProceedings of the International Conference on Hardware/Software Codesign and System Synthesis10.5555/3283568.3283578(1-2)Online publication date: 30-Sep-2018
  • (2018)Towards robust file system checkersProceedings of the 16th USENIX Conference on File and Storage Technologies10.5555/3189759.3189770(105-121)Online publication date: 12-Feb-2018
  • (2018)Towards Robust File System CheckersACM Transactions on Storage10.1145/328103114:4(1-25)Online publication date: 4-Dec-2018
  • (2018)Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process VariationProceedings of the ACM on Measurement and Analysis of Computing Systems10.1145/32244322:3(1-48)Online publication date: 21-Dec-2018
  • (2018)A Mirroring-Assisted Channel-RAID5 SSD for Mobile ApplicationsACM Transactions on Embedded Computing Systems10.1145/320962517:4(1-27)Online publication date: 5-Jul-2018
  • (2018)Proactive channel adjustment to improve polar code capability for flash storage devicesProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196095(1-6)Online publication date: 24-Jun-2018
  • (2016)Reducing solid-state storage device write stress through opportunistic in-place delta compressionProceedings of the 14th Usenix Conference on File and Storage Technologies10.5555/2930583.2930592(111-124)Online publication date: 22-Feb-2016
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media