Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/3539845.3539996acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Proactive run-time mitigation for time-critical applications using dynamic scenario methodology

Published: 31 May 2022 Publication History

Abstract

Energy saving is important for both high-end processors and battery-powered devices. However, for time-critical application such as car auto-driving systems and multimedia streaming, saving energy by slowing down speed poses a threat to timing guarantee of the applications. The worst-case execution time (WCET) is a widespread solution to this problem, but its static execution time model is not sufficient anymore for highly dynamic hardware and applications nowadays. In this work, a fully proactive run-time mitigation methodology is proposed for energy saving while ensuring timing guarantee. This methodology introduces heterogeneous datapath options, a fast fine-grained knob which enables processors to switch between datapaths of different speed and energy levels with a switching time of only tens of clock cycles. In addition, a run-time controller using a dynamic scenario methodology is developed. This methodology incorporates execution time prediction and timing guarantee criteria calculation, so it can dynamically switch knobs for energy saving while rigorously still ensuring all timing guarantees. Simulation shows that the proposed methodology can mitigate a dynamic workload without any deadline misses, and at the same time energy can be saved.

References

[1]
V. Venkatachalam and M. Franz, "Power reduction techniques for microprocessor systems," in ACM Computing Surveys, vol. 37, Issue 3, 2005
[2]
P. Yang et al., "Energy-aware runtime scheduling for embedded-multiprocessor SOCs," in IEEE Design & Test of Computers, vol. 18, no. 5, 2001
[3]
D. Rodopoulos, F. Catthoor and D. Soudris, "Tackling Performance Variability Due to RAS Mechanisms with PID-Controlled DVFS," in IEEE Computer Architecture Letters, vol. 14, no. 2, 2015
[4]
S. Park et al., "Accurate Modeling of the Delay and Energy Overhead of Dynamic Voltage and Frequency Scaling in Modern Microprocessors," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 5, 2013
[5]
P. Pillai and K. G. Shin., "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proceedings of the eighteenth ACM symposium on Operating systems principles (SOSP '01), 2001
[6]
S. Munaga and F. Catthoor, "Systematic Design Principles for Cost-Effective Hard Constraint Management in Dynamic Nonlinear Systems," in International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), 2(1), 2011
[7]
T. Sato and I. Arita, "Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse." in International Euro-Par Conference Manchester on Parallel Processing (Euro-Par '01), 2001
[8]
F. Yao, A. Demers and S. Shenker, "A scheduling model for reduced CPU energy," in Proceedings of IEEE 36th Annual Foundations of Computer Science, 1995
[9]
L. Gwennap, "MIPS R10000 Uses Decoupled Architecture," in Microprocessor Report, 1994
[10]
F. Zaruba and L. Benini, "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 11, 2019
[11]
A. Waterman and K. Asanović, "The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 1.12-draft", RISC-V Foundation, 2019
[12]
M. R. Guthaus et al., "MiBench: A free, commercially representative embedded benchmark suite," in Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization, 2001
[13]
D. Yakimets et al., "Power aware FinFET and lateral nanosheet FET targeting for 3nm CMOS technology," in 2017 IEEE International Electron Devices Meeting (IEDM), 2017
[14]
S. J. Tarsa, A. P. Kumar and H. T. Kung, "Workload prediction for adaptive power scaling using deep learning," in 2014 IEEE International Conference on IC Design & Technology, 2014

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '22: Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe
March 2022
1637 pages
ISBN:9783981926361

Sponsors

In-Cooperation

  • EDAA: European Design Automation Association
  • IEEE SSCS Shanghai Chapter
  • ESDA: Electronic System Design Alliance
  • IEEE CEDA
  • IEEE CS
  • IEEE-RAS: Robotics and Automation

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 31 May 2022

Check for updates

Author Tags

  1. ALU
  2. RISC-V
  3. dynamic scenarios
  4. energy
  5. mitigation
  6. real-time scheduling
  7. variability

Qualifiers

  • Research-article

Conference

DATE '22
Sponsor:
DATE '22: Design, Automation and Test in Europe
March 14 - 23, 2022
Antwerp, Belgium

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 13
    Total Downloads
  • Downloads (Last 12 months)5
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Nov 2024

Other Metrics

Citations

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media