Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/3522802.3522980acmconferencesArticle/Chapter ViewAbstractPublication PageswscConference Proceedingsconference-collections
research-article

Parallel application power and performance prediction modeling using simulation

Published: 28 February 2022 Publication History

Abstract

High performance computing (HPC) system runs compute-intensive parallel applications requiring large number of nodes. An HPC system consists of heterogeneous computer architecture nodes, including CPUs, GPUs, field programmable gate arrays (FPGAs), etc. Power capping is a method to improve parallel application performance subject to variable power constraints. In this paper, we propose a parallel application power and performance prediction simulator. We present prediction model to predict application power and performance for unknown power-capping values considering heterogeneous computing architecture. We develop a job scheduling simulator based on parallel discrete-event simulation engine. The simulator includes a power and performance prediction model, as well as a resource allocation model. Based on real-life measurements and trace data, we show the applicability of our proposed prediction model and simulator.

References

[1]
Acun, B., N. Jain, A. Bhatele, M. Mubarak, C. D. Carothers, and L. V. Kale. 2015. "Preliminary Evaluation of a Parallel Trace Replay Tool for HPC Network Simulations". In European Conference on Parallel Processing, 417--429. Springer.
[2]
Ahmed, K., and J. Liu. 2019. "Simulation of Energy-Efficient Demand Response for High Performance Computing Systems". In Proceedings of the 2019 Winter Simulation Conference (WSC), edited by N. Mustafee, K.-H. Bae, S. Lazarova-Molnar, M. Rabe, C. Szabo, P. Haas, and Y.-J. Son, 2560--2571. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[3]
Ahmed, K., J. Liu, and K. Yoshii. 2018. "Enabling Demand Response for HPC Systems through Power Capping and Node Scaling". In Proceedings of the 2018 IEEE 16th International Conference on High Performance Computing and Communications (HPCC), 789--796. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[4]
Ahmed, K., S. Tasnim, and K. Yoshii. 2020. "Simulation of Auction Mechanism Model for Energy-Efficient High Performance Computing". In Proceedings of the 2020 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation, 99--104. Association for Computing Machinery.
[5]
Bao, W., C. Hong, S. Chunduri, S. Krishnamoorthy, L.-N. Pouchet, F. Rastello, and P. Sadayappan. 2016. "Static and Dynamic Frequency Scaling on Multicore CPUs". ACM Transactions on Architecture and Code Optimization (TACO) 13(4):51.
[6]
Chennupati, G., N. Santhi, S. Eidenbenz, R. J. Zerr, M. Rosa, R. J. Zamora, E. J. Park, B. T. Nadiga, J. Liu, K. Ahmed et al. 2017. "Performance Prediction Toolkit". Technical report, Los Alamos National Lab.(LANL), Los Alamos, NM (United States).
[7]
Cochran, R., C. Hankendi, A. K. Coskun, and S. Reda. 2011. "Pack & Cap: adaptive DVFS and thread packing under power caps". In Proceedings of the 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 175--185. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[8]
Cope, J., N. Liu, S. Lang, P. Carns, C. Carothers, and R. Ross. 2011. "Codes: Enabling co-design of multilayer exascale storage architectures". In Proceedings of the Workshop on Emerging Supercomputing Technologies, Volume 2011. Association for Computing Machinery.
[9]
Dongarra, Jack 2020. "Report on the Fujitsu Fugaku system". https://www.icl.utk.edu/publications/report-fujitsu-fugaku-system.
[10]
Dongarra, J., and P. Luszczek. 2011. TOP500, 2055--2057. Boston, MA: Springer US.
[11]
Ge, R., X. Feng, W.-c. Feng, and K. W. Cameron. 2007. "CPU MISER: A performance-directed, run-time system for power-aware clusters". In Proceedings of the International Conference on Parallel Processing (ICPP), 18--18. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[12]
Heinrich, F. C., T. Cornebize, A. Degomme, A. Legrand, A. Carpen-Amarie, S. Hunold, A.-C. Orgerie, and M. Quinson. 2017. "Predicting the energy-consumption of mpi applications at scale using only a single node". In Proceedings of the 2017 IEEE International Conference on Cluster Computing (CLUSTER), 92--102. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[13]
Komoda, T., S. Hayashi, T. Nakada, S. Miwa, and H. Nakamura. 2013. "Power capping of CPU-GPU heterogeneous systems through coordinating DVFS and task mapping". In In Proceedings of the 2013 IEEE 31st International Conference on computer design (ICCD), 349--356. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[14]
Krzywaniak, A., and P. Czarnul. 2019. "Performance/energy aware optimization of parallel applications on gpus under power capping". In Proceedings of the International Conference on Parallel Processing and Applied Mathematics, 123--133. Springer.
[15]
Lefurgy, C., X. Wang, and M. Ware. 2008. "Power capping: a prelude to power shifting". Cluster Computing 11(2):183--195.
[16]
Liang, Y., S. Wang, and W. Zhang. 2018. "FlexCL: A model of performance and power for OpenCL workloads on FPGAs". IEEE Transactions on Computers 67(12):1750--1764.
[17]
Liu, J. 2020. "Simulus: easy breezy simulation in python". In 2020 Winter Simulation Conference (WSC), edited by K.-H. Bae, B. Feng, S. Kim, S. Lazarova-Molnar, Z. Zheng, T. Roeder, and R. Thiesing, 2329--2340. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[18]
Liu, Y., G. Cox, Q. Deng, S. C. Draper, and R. Bianchini. 2016. "Fastcap: An efficient and fair algorithm for power capping in many-core systems". In Proceedings of the 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 57--68. IEEE.
[19]
Olschanowsky, C. M., T. Rosing, A. Snavely, L. Carrington, M. M. Tikir, and M. Laurenzano. 2010. "Fine-grained energy consumption characterization and modeling". In High Performance Computing Modernization Program Users Group Conference (HPCMP-UGC), 2010 DoD, 487--497. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[20]
Parallel Systems Lab 2017. "PYSS - Python Scheduler Simulator". https://code.google.com/archive/p/pyss/.
[21]
Powell, M. J. 1978. "A fast algorithm for nonlinearly constrained optimization calculations". In Numerical analysis, 144--157. Springer.
[22]
Rodrigues, A., E. Cooper-Balis, K. Bergman, K. Ferreira, D. Bunde, and K. S. Hemmert. 2012. "Improvements to the Structural Simulation Toolkit". In Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques, 190--195. Association for Computing Machinery.
[23]
Rodrigues, A. F., K. S. Hemmert, B. W. Barrett, C. Kersey, R. Oldfield, M. Weston, R. Risen, J. Cook, P. Rosenfeld, E. Cooper-Balis et al. 2011. "The structural simulation toolkit". ACM SIGMETRICS Performance Evaluation Review 38(4):37--42.
[24]
Rountree, B., D. K. Lowenthal, B. R. De Supinski, M. Schulz, V. W. Freeh, and T. Bletsch. 2009. "Adagio: making DVS practical for complex HPC applications". In Proceedings of the 23rd international conference on Supercomputing, 460--469. Association for Computing Machinery.
[25]
Saillant, T., J.-C. Weill, and M. Mougeot. 2020. "Predicting job power consumption based on rjms submission data in hpc systems". In International Conference on High Performance Computing, 63--82. Springer.
[26]
Santhi, n., S. Eidenbenz, and J. Liu. 2015. "The Simian Concept: Parallel Discrete Event Simulation with Interpreted Languages and Just-In-Time Compilation". In Proceedings of the 2015 Winter Simulation Conference, edited by L. Yilmaz, W. K. V. Chan, I. Moon, T. M. K. Roeder, C. Macal, and M. D. Rossetti, 3013--3024. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[27]
Sarood, O., A. Langer, L. Kalé, B. Rountree, and B. De Supinski. 2013. "Optimizing power allocation to CPU and memory subsystems in overprovisioned HPC systems". In Proceedings of the 2013 IEEE International Conference on Cluster Computing (CLUSTER), 1--8. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[28]
Singh, K., M. Bhadauria, and S. A. McKee. 2009. "Real time power estimation and thread scheduling via performance counters". ACM SIGARCH Computer Architecture News 37(2):46--55.
[29]
Song, S. L., K. Barker, and D. Kerbyson. 2013. "Unified performance and power modeling of scientific workloads". In Proceedings of the 1st International Workshop on Energy Efficient Supercomputing, 4. Association for Computing Machinery.
[30]
Sourouri, M., E. B. Raknes, N. Reissmann, J. Langguth, D. Hackenberg, R. Schöne, and P. G. Kjeldsberg. 2017. "Towards fine-grained dynamic tuning of HPC applications on modern multi-core architectures". In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, 1--12. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[31]
Tang, K., D. Tiwari, S. Gupta, P. Huang, Q. Lu, C. Engelmann, and X. He. 2016. "Power-capping aware checkpointing: On the interplay among power-capping, temperature, reliability, performance, and energy". In Proceedings of the 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 311--322. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[32]
Wu, Y., D. S. Nikolopoulos, and R. Woods. 2016. "Runtime Support for Adaptive Power Capping on Heterogeneous SOCs". In Proceedings of the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 71--78. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
[33]
Yang, X., Z. Zhou, S. Wallace, Z. Lan, W. Tang, S. Coghlan, and M. E. Papka. 2013. "Integrating dynamic pricing of electricity into energy aware scheduling for HPC systems". In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, 1--11. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
WSC '21: Proceedings of the Winter Simulation Conference
December 2021
2971 pages

Sponsors

In-Cooperation

  • IIE: Institute of Industrial Engineers
  • INFORMS-SIM: Institute for Operations Research and the Management Sciences: Simulation Society
  • SCS: Shanghai Computer Society

Publisher

IEEE Press

Publication History

Published: 28 February 2022

Check for updates

Qualifiers

  • Research-article

Conference

WSC '21
Sponsor:
WSC '21: Winter Simulation Conference
December 13 - 17, 2021
Arizona, Phoenix

Acceptance Rates

Overall Acceptance Rate 3,413 of 5,075 submissions, 67%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 19
    Total Downloads
  • Downloads (Last 12 months)8
  • Downloads (Last 6 weeks)1
Reflects downloads up to 14 Dec 2024

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media