Discrete-event system-on-a-chip with universal event tracer and floating-point synchronizer for interoperation of a DEVS simulator and an on-chip debugger
Authors: 
Daejin Park, Tag Gon KimAuthors Info & Claims
Article No.: 18, Pages 1 - 8
Abstract
A newly designed discrete-event system-on-a-chip (DESoC) is proposed and implemented on a 0.18um silicon wafer using the proposed on-chip event bus architecture. The on-chip event bus of the proposed chip was designed with newly-designed hardware for the event tracer for delayed-data propagation and the floating-point synchronizer for continuous-time operation of the discrete-event system concept. This technique replaces the global bus network with the event bus and the local tracer bus, which enables a reduction of the dynamic current by preventing the propagation of the global bus transition. Using the on-chip event bus, the traditional on-chip debugger (OCD) blocks can be removed except the event-matching block, and most of the comparator logics for OCD can be moved off the target chip. We designed a USB-to-event converter dongle to replace the on-chip debugger hardware with the off-chip system and software on the host-PC side for the interoperation of the DEVS simulator and OCD. With the proposed event bus and event OCD block, the logic gates needed for the large OCD block are reduced. The DEVS simulator on a host PC is virtually connected via the USB-to-event converter dongle to the event-driven OCD implemented in the target chip. The implemented chip uses less than about 25% of the operating current used by experimental chip based on the traditional on-chip bus network. The experimental chip was implemented with 18,000 logic gates and a 4Kbyte SRAM buffer for the experimental target chip.
References
[1]
S. Furber, "Future trends in soc interconnect," in VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on, April 2005, pp. 295--298.
[2]
C. Mead and L. Conway, Introduction to VLSI Systems. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1979.
[3]
W. J. Dally and J. W. Poulton, Digital systems engineering. New York, NY, USA: Cambridge University Press, 1998.
[4]
Y. Huang, R. Guo, W.-T. Cheng, and J.-M. Li, "Survey of scan chain diagnosis," Design Test of Computers, IEEE, vol. 25, no. 3, pp. 240--248, May-June 2008.
[5]
T. Williams, M. Mercer, J. Mucha, and R. Kapur, "Code coverage, what does it mean in terms of quality?" in Reliability and Maintainability Symposium, 2001. Proceedings. Annual, 2001, pp. 420--424.
[6]
A. Tran, M. Smith, and J. Miller, "A hardware-assisted tool for fast, full code coverage analysis," in Software Reliability Engineering, 2008. ISSRE 2008. 19th International Symposium on, Nov. 2008, pp. 321--322.
[7]
H. Park, J. Xu, J. Park, J.-H. Ji, and G. Woo, "Design of on-chip debug system for embedded processor," in SoC Design Conference, 2008. ISOCC '08. International, vol. 03, Nov. 2008, pp. III--11--III--12.
[8]
J. Pang, L. Shi, S. Hua, T. Zhang, and C. Hou, "Reconfigurable on-chip debugger with a real-time tracer," in Communications and Information Technologies, 2007. ISCIT '07. International Symposium on, Oct. 2007, pp. 158--162.
[9]
B. P. Zeigler, T. G. Kim, and H. Praehofer, Theory of Modeling and Simulation. Orlando, FL, USA: Academic Press, Inc., 2000.
[10]
D. Park, T. G. Kim, C. Kim, and S. Kwak, "A low-power sync processor with floating-point timer and universal edge tracer for 3dtv active shutter glasses," in IEEE Symposium on Low-Power and High-Speed Chips (COOLChips XIV), 2011, pp. 147--149.
[11]
D. Park, T. G. Kim, C. Kim, S. Kwak, and Y. Lee, "A low power universal receiver with edge tracer for 3dtv synchronization," in 18th Korean Conference on Semiconductors, 2011, pp. 147--149.
[12]
D. Park, T. G. Kim, C. Kim, and S. Kwak, "A sync processor with noise robustness for 3dtv active shutter glasses," in SoC Design Conference (ISOCC), 2010 International, 2010, pp. 147--149.
[13]
A. Elwakil, "Fractional-order circuits and systems: An emerging interdisciplinary research area," Circuits and Systems Magazine, IEEE, vol. 10, no. 4, pp. 40--50, 2010.
[14]
L. Sarmenta, G. Pratt, and S. Ward, "Rational clocking {digital systems design}," in Computer Design: VLSI in Computers and Processors, 1995. ICCD '95. Proceedings., 1995 IEEE International Conference on, Oct. 1995, pp. 271--278.
[15]
W. Dally and S. Tell, "The even/odd synchronizer: A fast, all-digital, periodic synchronizer," in Asynchronous Circuits and Systems (ASYNC), 2010 IEEE Symposium on, May 2010, pp. 75--84.
[16]
J. Taylor and D. Kebede, "Modeling and simulation of hybrid systems," in Decision and Control, 1995., Proceedings of the 34th IEEE Conference on, vol. 3, Dec 1995, pp. 2685--2687 vol.3.
[17]
J. H. K. Yong Jae Kim and T. G. Kim, "Heterogeneous simulation framework using devs bus," vol. 79, no. 1, p. 3.
[18]
E. Kofman, M. Lapadula, and E. Pagliero, "PowerDEVS: A DEVS-Based Environment for Hybrid System Modeling and Simulation," School of Electronic Engineering, Universidad Nacional de Rosario, Tech. Rep. LSD0306, 2003.
[19]
M. Clune, P. Mosterman, and C. Cassandras, "Discrete Event and Hybrid System Simulation with SimEvents," in Discrete Event Systems, 2006 8th International Workshop on, July 2006, pp. 386--387.
[20]
T. G. Kim and J. H. Kim, "Devs framework and tooklits for simulators interoperation using hla/rti."
[21]
F. E. Cellier, "Combined continuous/discrete system simulation by use of digital computers: techniques and tools," Ph.D. dissertation, Zürich, Switzerland, 1979.
[22]
G. P. Hong and T. G. Kim, "A framework for verifying discrete event models within a devs-based system development methodology."
[23]
J. H. H. Chang Ho Sung and T. G. Kim, "Interoperation of devs models and differential equation models using hla/rti: Hybrid simulation of engineering and engagement level models."
[24]
W. Stewart and S. Ward, "A solution to a special case of the synchronization problem," Computers, IEEE Transactions on, vol. 37, no. 1, pp. 123--125, Jan. 1988.
- Discrete-event system-on-a-chip with universal event tracer and floating-point synchronizer for interoperation of a DEVS simulator and an on-chip debugger
Recommendations
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Optical networks-on-chip (ONoCs) are emerging communication architectures that can potentially offer ultrahigh communication bandwidth and low latency to multiprocessor systems-on-chip (MPSoCs). In addition to ONoC architectures, 3-D integrated ...
Surface wave communication system for on-chip and off-chip interconnects
NoCArc '12: Proceedings of the Fifth International Workshop on Network on Chip ArchitecturesNetwork-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and satisfy different demands in terms of high performance and economical interconnect implementation. However, merely metal based interconnect ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SCS: Society for Modeling and Simulation International
In-Cooperation
Publisher
Society for Computer Simulation International
San Diego, CA, United States
Publication History
Published: 26 March 2012
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
SpringSim '12
Sponsor:
- SCS
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 78Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in