Article

A read-write aware replacement policy for phase change memory

Authors:

Dongsheng Wang,

Haixia WangAuthors Info & Claims

APPT'11: Proceedings of the 9th international conference on Advanced parallel processing technologies

Pages 31 - 45

Published: 26 September 2011 Publication History

Abstract

Scaling DRAM will be increasingly difficult due to power and cost constraint. Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM incurs relatively long latency, high write energy, and finite endurance. To make PCM an alternative for scalable main memory, write traffic to PCM should be reduced, where memory replacement policy could play a vital role.

In this paper, we propose a Read-Write Aware policy (RWA) to reduce write traffic without performance degradation. RWA explores the asymmetry of read and write costs of PCM, and prevents dirty data lines from frequent evictions. Simulations results on an 8-core CMP show that for memory organization with and without DRAM buffer, RWA can achieve 33.1% and 14.2% reduction in write traffic to PCM respectively. In addition, an Improved RWA (I-RWA) is proposed that takes into consideration the write access pattern and can further improve memory efficiency. For organization with DRAM buffer, I-RWA provides a significant 42.8% reduction in write traffic. Furthermore, both RWA and I-RWA incurs no hardware overhead and can be easily integrated into existing hardware.

References

[1]

Lefurgy, C., et al.: Energy management for commercial servers. IEEE Computer 36(12), 39-48 (2003)

Digital Library

[2]

Int'l Technology Roadmap for Semiconductors:Process Integration, Devices, and Structures, Semiconductor Industry Assoc. (2007), http://www.itrs.net/Links/ 2007ITRS/2007_Chapters/2007_PIDS.pdf

[3]

Kgil, T., Roberts, D., Mudge, T.: Improving NAND Flash Based Disk Caches. In: The 35th International Symposium on Computer Architecture, pp. 327-338 (2008)

Digital Library

[4]

Wu, M., Zwaenepoel, W.: eNVy: A Nonvolatile, Main Memory Storage System. In: ASPLOS-VI, pp. 86-97 (1994)

Digital Library

[5]

Raoux, S., et al.: Phase-change random access memory: A scalable technology. IBM Journal of R. and D. 52(4/5), 465-479 (2008)

Digital Library

[6]

Kanellos, M.: IBM Changes Directions in Magnetic Memory (August 2007), http://news.cnet.com/IBM-changes-directions-in-magneticmemory/ 2100-10043-6203198.html

[7]

Intel. Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes. Intel News Release (February 6, 2008)

[8]

Wu, X., et al.: Hybrid cache architecture with disparate memory technologies. In: ISCA 2009, pp. 34-45 (2009)

Digital Library

[9]

Kang, D.H., et al.: Two-bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology. In: IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 98-99 (2008)

[10]

Qureshi, M., et al.: Scalable high performance main memory system using phasechange memory technology. In: ISCA-36 (2009)

Digital Library

[11]

The Basics of Phase Change Memory Technology, http://www.numonyx.com/ Documents/WhitePapers/PCM_Basics_WP.pdf

[12]

Kalla, R., Sinharoy, B., Starke, W.J., Floyd, M.: Power7: IBM's Next-Generation Server Processor. IEEE Micro. 30(2), 7-15 (2010)

Digital Library

[13]

Virtutech AB. Simics Full System Simulator, http://www.simics.com/

[14]

Wisconsin Multifacet GEMS Simulator, http://www.cs.wisc.edu/gems/

[15]

Park, S.-Y., Jung, D., Kang, J.-U., Kim, J.-S., Lee, J.: CFLRU: a replacement algorithm for flash memory. In: Proc. of International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 234-241 (2006)

Digital Library

[16]

Jung, H., et al.: LRU-WSR: integration of LRU and writes sequence reordering for flash memory. Trans. on Cons. Electr. 54(3), 1215-1223 (2008)

Digital Library

[17]

Seo, D., Shin, D.: Recently-evicted-first buffer replacement policy for flash storage devices. Trans. on Cons. Electr. 54(3), 1228-1235 (2008)

Digital Library

[18]

Qureshi, M., Jaleel, A., Patt, Y., Steely, S., Emer, J.: Adaptive Insertion Policies for High Performance Caching. In: ISCA-34, pp. 167-178 (2007)

Digital Library

[19]

Jaleel, A.K.B., Theobald Jr., S.C.S., Emer, J.: High performance cache replacement using re-reference interval prediction (RRIP). In: ISCA-37, pp. 60-71 (2010)

Digital Library

[20]

Dhiman, G., et al.: PDRAM: A hybrid PRAM and DRAM main memory system. In: DAC 2009, pp. 664-669 (2009)

Digital Library

[21]

Zhou, P., et al.: A durable and energy efficient main memory using phase change memory technology. In: ISCA-36 (2009)

Digital Library

[22]

Cho, S., et al.: Flip-N-Write: A simple deterministic technique to improve pram write performance, energy and endurance. In: MICRO-42 (2009)

Digital Library

[23]

Wu, X., et al.: Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories. In: DATE 2009 (2009)

Digital Library

[24]

Qureshi, M.K., Franceschini, M., Lastras, L.: Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing. In: HPCA- 16 (2010)

[25]

Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. SIGARCH Comput. Archit. News 23(2), 24-36 (1995)

Digital Library

[26]

Bienia, C., Kumar, S., Clara, S., Singh, J.P., Li, K.: The PARSEC Benchmark Suite: Characterization and Architectural Implications. In: PACT-17, pp. 272-281 (2008)

Digital Library

[27]

UltraSPARC T2 supplement to the UltraSPARC architecture 2007. Draft D1.4.3 (2007)

Cited By

Nath AAgarwal SKapoor H(2020)Reuse Distance-based Victim Cache for Effective Utilisation of Hybrid Main Memory SystemACM Transactions on Design Automation of Electronic Systems10.1145/338073225:3(1-32)Online publication date: 28-Feb-2020
https://dl.acm.org/doi/10.1145/3380732
Luo HLiu QHu JLi QShi LZhuge QSha E(2018)Write Energy Reduction for PCM via Pumping Efficiency ImprovementACM Transactions on Storage10.1145/320013914:3(1-21)Online publication date: 26-Nov-2018
https://dl.acm.org/doi/10.1145/3200139
Zhang DJu LZhao MGao XJia Z(2016)Write-back aware shared last-level cache management for hybrid main memoryProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898110(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898110
Show More Cited By

A read-write aware replacement policy for phase change memory
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Making Write Less Blocking for Read Accesses in Phase Change Memory
MASCOTS '12: Proceedings of the 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems

Phase-change Memory (PCM) is a promising alternative or complement to DRAM for its non-volatility, scalable bit density, and fast read performance. Nevertheless, PCM has two serious challenges including extraordinarily slow write speed and less-than-...
The least-dirty-first cache replacement policy for phase-change memory
SAC '14: Proceedings of the 29th Annual ACM Symposium on Applied Computing

Phase-change memory (PCM) is a promising non-volatile memory technology that is anticipated to be used as main memory of computer systems in the not too far future. However, PCM has relatively long write latency and limited write endurance compared to ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

APPT'11: Proceedings of the 9th international conference on Advanced parallel processing technologies

September 2011

185 pages

ISBN:9783642241505

Editors:
Olivier Temam
INRIA Saclay, Bâtiment G, Parc Club Université, Orsay Cedex, France
,
Pen-Chung Yew
University of Minnesota at Twin Cities, Department of Computer Science and Engineering, Minneapolis, MN
,
Binyu Zang
Fudan University, Shanghai, China

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 26 September 2011

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Nath AAgarwal SKapoor H(2020)Reuse Distance-based Victim Cache for Effective Utilisation of Hybrid Main Memory SystemACM Transactions on Design Automation of Electronic Systems10.1145/338073225:3(1-32)Online publication date: 28-Feb-2020
https://dl.acm.org/doi/10.1145/3380732
Luo HLiu QHu JLi QShi LZhuge QSha E(2018)Write Energy Reduction for PCM via Pumping Efficiency ImprovementACM Transactions on Storage10.1145/320013914:3(1-21)Online publication date: 26-Nov-2018
https://dl.acm.org/doi/10.1145/3200139
Zhang DJu LZhao MGao XJia Z(2016)Write-back aware shared last-level cache management for hybrid main memoryProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898110(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898110
Chang HChang YKuo TLi HMarculescu DLiu F(2015)A Light-Weighted Software-Controlled Cache for PCM-based Main Memory SystemsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840823(22-29)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840823

View Options

View options

Media

Figures

Other

Tables

View Table of Contents