research-article

Free access

Lifetime-aware load distribution policies in multi-core systems: an in-depth analysis

Authors:

Cristiana Bolchini,

Luca Cassano,

Antonio MieleAuthors Info & Claims

DATE '16: Proceedings of the 2016 Conference on Design, Automation & Test in Europe

Pages 804 - 809

Published: 14 March 2016 Publication History

PDF eReader

Abstract

Dynamic Reliability Management solutions are often adopted in multi-core systems to mitigate aging and wear-out effects, by opportunely distributing the workload on the available cores. The efficiency of such solutions is generally evaluated by considering only the occurrence of the first core failure due to the computational complexity. In this paper we propose an in-depth analysis of such approaches by considering the occurrence of multiple subsequent core failures, thus offering a more precise estimation of the lifetime reliability. In particular, we analyzed two classical load distribution approaches: a load balancing strategy versus a strategy based on spare resources. Experimental results show benefits and limitations of the considered solutions in terms of lifetime reliability while fulfilling system performance.

References

[1]

J. Srinivasan, S. Adve, P. Bose, and J. A. Rivers, "The case for lifetime reliability-aware microprocessors," in Proc. Int. Symp. Computer Architecture, 2004, pp. 276--287.

Digital Library

Google Scholar

[2]

L. Huang and Q. Xu, "Characterizing the lifetime reliability of manycore processors with core-level redundancy," in Proc. Int. Conf. on Computer-Aided Design, 2010, pp. 680--685.

Digital Library

Google Scholar

[3]

A. Hartman and D. Thomas, "Lifetime improvement through runtime wear-based task mapping," in Proc. Int. Conf. Hardware/software code-sign and system synthesis, 2012, pp. 13--22.

Digital Library

Google Scholar

[4]

A. K. Coskun, R. Strong, D. M. Tullsen, and T. Simunic Rosing, "Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors," SIGMETRICS Perform. Eval. Rev., vol. 37, no. 1, pp. 169--180, Jun 2009.

Digital Library

Google Scholar

[5]

T. Chantem, Y. Xiang, X. S. Hu, and R. P. Dick, "Enhancing Multicore Reliability Through Wear Compensation in Online Assignment and Scheduling," in Proc. Conf. on Design, Automation and Test in Europe, 2013, pp. 1373--1378.

Digital Library

Google Scholar

[6]

C. Bolchini, M. Carminati, A. Miele, A. Das, A. Kumar, and B. Veeravalli, "Run-time mapping for reliable many-cores based on energy/performance trade-offs," in Proc. Int. Symp. DFT, 2013, pp. 58--64.

Google Scholar

[7]

A. Simevski, R. Kraemer, and M. Krstic, "Increasing multiprocessor lifetime by Youngest-First Round-Robin core gating patterns," in Proc. NASA/ESA Conf. Adaptive Hardware and Systems, 2014, pp. 233--239.

Google Scholar

[8]

C. Bolchini, M. Carminati, M. Gribaudo, and A. Miele, "A lightweight and open-source framework for the lifetime estimation of multicore systems," in Proc. Int. Conf. on Computer Design, 2014, pp. 166--172.

Google Scholar

[9]

S. Pagani, H. Khdr, W. Munawar, J.-J. Chen, M. Shafique, M. Li, and J. Henkel, "TSP: Thermal Safe Power - Efficient power budgeting for many-core systems in dark silicon," in Proc. Int. Conf. on Hardware/Software Codesign and System Synthesis, 2014, pp. 1--10.

Digital Library

Google Scholar

[10]

W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. Stan, "HotSpot: a compact thermal modeling methodology for early-stage VLSI design," IEEE Trans. on Very Large Scale Integration Systems, vol. 14, no. 5, pp. 501--513, May 2006.

Digital Library

Google Scholar

[11]

H. Liu, "Reliability of a load-sharing k-out-of-n:G system: non-iid components with arbitrary distributions," IEEE Trans. on Reliability, vol. 47, no. 3, pp. 279--284, 1998.

Crossref

Google Scholar

[12]

S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing," ACM Trans. on Architecture and Code Optimization, vol. 10, no. 1, pp. 5:1--5:29, Apr 2013.

Digital Library

Google Scholar

[13]

D. Stiliadis and A. Varma, "Latency-rate servers: a general model for analysis of traffic scheduling algorithms," IEEE/ACM Trans. on Networking, vol. 6, no. 5, pp. 611--624, Oct 1998.

Digital Library

Google Scholar

Cited By

View all

Tzilis SSourdis IVasilikos VRodopoulos DSoudris D(2016)Runtime management of adaptive MPSoCs for graceful degradationProceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.1145/2968455.2968517(1-10)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1145/2968455.2968517

Lifetime-aware load distribution policies in multi-core systems: an in-depth analysis
1. General and reference
  1. Cross-computing tools and techniques
2. Hardware

Recommendations

On Modeling the Lifetime Reliability of Homogeneous Manycore Systems
PRDC '08: Proceedings of the 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing

Advancements in technology enable integration of a large number of cores on a single silicon die. At the same time, aggressive technology scaling has an ever-increasing adverse impact on the lifetime reliability of such large integrated circuits. In ...
A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime
ISCA '08: Proceedings of the 35th Annual International Symposium on Computer Architecture

Microarchitectural redundancy has been proposed as a means of improving chip lifetime reliability. It is typically used in a reactive way, allowing chips to maintain operability in the presence of failures by detecting and isolating, correcting, and/or ...
Exploring Multi-core Systems with Lifetime Reliability and Power Consumption Trade-offs
Embedded Computer Systems: Architectures, Modeling, and Simulation
Abstract
Embedded multicore systems are often built for a specific application, operating a combination of homogeneous and heterogeneous cores. These devices are often deployed for a long term and therefore system lifetime reliability is an important ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '16: Proceedings of the 2016 Conference on Design, Automation & Test in Europe

March 2016

1779 pages

ISBN:9783981537062

General Chair:
Luca Fanucci
University of Pisa, IT
,
Program Chair:
Jürgen Teich
Friedrich-Alexander-Universität, Erlangen-Nürnberg, DE

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 14 March 2016

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
44
Total Downloads

Downloads (Last 12 months)22
Downloads (Last 6 weeks)8

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tzilis SSourdis IVasilikos VRodopoulos DSoudris D(2016)Runtime management of adaptive MPSoCs for graceful degradationProceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.1145/2968455.2968517(1-10)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1145/2968455.2968517

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

On Modeling the Lifetime Reliability of Homogeneous Manycore Systems

A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime

Exploring Multi-core Systems with Lifetime Reliability and Power Consumption Trade-offs