Article

A standard cell based synchronous dual-bit adder with embedded carry look-ahead

Authors:

Padmanabhan Balasubramanian,

Krishnamachar Prasad,

Nikos E. MastorakisAuthors Info & Claims

ECS'10/ECCTD'10/ECCOM'10/ECCS'10: Proceedings of the European conference of systems, and European conference of circuits technology and devices, and European conference of communications, and European conference on Computer science

Pages 175 - 182

Published: 30 November 2010 Publication History

Abstract

A novel synchronous dual-bit adder design, realized using the elements of commercial standard cell libraries, is presented in this article. The adder embeds two-bit carry look-ahead generator functionality and is realized using simple and compound gates of the standard cell library. The performance of the proposed dual-bit adder design is evaluated and compared vis-à-vis the conventional full adder (implemented using two half adder blocks) and the library's full adder element, when performing 32-bit addition on the basis of the fundamental carry propagate adder topology. Based on experimentations targeting the best case process corner of the high-speed 130nm UMC CMOS cell library and the highest speed corner of the inherently power optimized 65nm STMicroelectronics CMOS standard cell library, it has been found that the proposed adder module is effective in achieving significant performance gains even in comparison with the commercial library based adder whilst facilitating reduced energy-delay product.

References

[1]

D.C. Chen, L.M. Guerra, E.H. Ng, M. Potkonjak, D.P. Schultz and J.M. Rabaey, "An Integrated System for Rapid Prototyping of High Performance Algorithm Specific Data Paths," Proc. IEEE Conference on Application Specific Array Processors, pp. 134-148, 1992.

[2]

J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, 1990.

Digital Library

[3]

J.D. Garside, "A CMOS VLSI Implementation of an Asynchronous ALU," Proc. IFIP Working Conference on Asynchronous Design Methodologies, pp. 181-207, 1993.

Digital Library

[4]

N. Zhuang and H. Wu, "A New Design of the CMOS Full Adder," IEEE Journal of Solid-State Circuits, vol. 27, no. 5, pp. 840-844, 1992.

[5]

N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design - A Systems Perspective, 2nd Edition, Addison-Wesley Publishing: Massachusetts, 1993.

[6]

R. Shalem, E. John and L.K. John, "A Novel Low-Power Energy Recovery Full Adder Cell," Proc. ACM Great Lakes Symposium on VLSI, pp. 380-383, 1999.

Digital Library

[7]

M. Margala, "Low-Voltage Adders for Power-Efficient Arithmetic Circuits," Microelectronics Journal, vol. 30, no. 12, pp. 1241-1247, 1999.

[8]

A.M. Shams, T.K. Darwish and M.A. Bayoumi, "Performance Analysis of Low-Power 1-Bit CMOS Full Adder Cells," IEEE Transactions on VLSI Systems, vol. 10, no. 1, pp. 20-29, 2002.

Digital Library

[9]

M. Zhang, J. Gu and C.H. Chang, "A Novel Hybrid Pass Logic With Static CMOS Output Drive Full Adder Cell," Proc. IEEE International Symposium on Circuits and Systems, pp. 317-320, 2003.

[10]

Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha and J.G. Chung, "A Novel Multiplexer-Based Low-Power Full Adder," IEEE Transactions on Circuits and Systems - II: Express Briefs, vol. 51, no. 7, pp. 345-348, 2004.

[11]

S. Goel, S. Gollamudi, A. Kumar and M. Bayoumi, "On the Design Of Low-Energy Hybrid CMOS 1-Bit Full Adder Cells," Proc. 47th IEEE International Midwest Symposium on Circuits and Systems, vol. II, pp. 209-212, 2004.

[12]

S. Goel, A. Kumar and M.A. Bayoumi, "Design of Robust, Energy-Efficient Full Adders for Deep Submicrometer Design Using Hybrid-CMOS Logic Style," IEEE Transactions on VLSI Systems, vol. 14, no. 12, pp. 1309-1321, 2006.

Digital Library

[13]

C. Senthilpari, A.K. Singh and K. Diwakar, "Design of A Low-Power, High-Performance, 8×8 Bit Multiplier Using A Shannon-Based Adder Cell," Microelectronics Journal, vol. 39, no. 5, pp. 812-821, 2008.

Digital Library

[14]

Faraday Technology Corporation, Faraday Cell Library FSC0H_D 0.136µm Standard Cell, 2004.

[15]

STMicroelectronics CORE65LPLVT_1.10V Version 4.1 Standard Cell Library, User Manual and Databook, July 2006.

[16]

C.H. Chang, J. Gu and M. Zhang, "A Review of 0.18Rµm Full Adder Performances for Tree Structure Arithmetic Circuits," IEEE Trans. on VLSI Systems, vol. 13, no. 6, pp. 686-695, June 2005.

Digital Library

[17]

C. Nagendra, M.J. Irwin and R.M. Owens, "Area-Time-Power Tradeoffs in Parallel Adders," IEEE Trans. on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 43, no. 10, pp. 689-702, October 1996.

[18]

R.K. Brayton, G.D. Hachtel, C.T. McMullen and A.L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984.

Digital Library

[19]

P. Balasubramanian and N.E. Mastorakis, "A Delay Improved Gate Level Full Adder Design," in the Book, "COMPUTING AND COMPUTATIONAL INTELLIGENCE," Included in ISI/SCI Web of Science and Web of Knowledge, Proc. 3rd European Computing Conference, pp. 97-102, 2009.

Digital Library

[20]

P. Balasubramanian and N.E. Mastorakis, "A Low Power Gate Level Full Adder Module," in the Book, "SELECTED TOPICS ON APPLIED MATHEMATICS, CIRCUITS, SYSTEMS AND SIGNALS," Included in ISI/SCI Web of Science and Web of Knowledge, Proc. 3rd International Conference on Circuits, Systems and Signals, Invited Paper, pp. 246-248, 2009.

Digital Library

[21]

Synopsys Inc., www.synopsys.com

[22]

M. Horowitz, T. Indermaur and R. Gonzalez, "Low-Power Digital Design," Proc. IEEE Symposium on Low Power Electronics, pp. 8-11, 1994.

[23]

R. Gonzalez and M. Horowitz, "Energy Dissipation in General Purpose Microprocessors," IEEE Journal of Solid-State Circuits, vol. 31, no. 9, pp. 1277-1284, 1996.

Cited By

Balasubramanian PMastorakis N(2011)Analyzing the impact of local and global indication on a self-timed systemProceedings of the 5th European conference on European computing conference10.5555/1991016.1991032(85-91)Online publication date: 28-Apr-2011
https://dl.acm.org/doi/10.5555/1991016.1991032

A standard cell based synchronous dual-bit adder with embedded carry look-ahead
1. Hardware

Recommendations

A standard cell based synchronous dual-bit adder with embedded carry look-ahead

A novel synchronous dual-bit adder design, realized using the elements of commercial standard cell libraries is presented in this article. The adder embeds two-bit carry look-ahead generator functionality and is realized using simple and compound gates ...
Performance analysis of radix-4 adders

We present a radix-4 static CMOS full adder circuit that reduces the propagation delay, PDP, and EDP in carry-based adders compared with using a standard radix-2 full adder solution. The improvements are obtained by employing carry look-ahead technique ...
A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry

Multiple-valued quantum logic circuits are a promising choice for future quantum computing technology since they have several advantages over binary quantum logic circuits. Adder/subtractor is the major component of the ALU of a computer and is also ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

ECS'10/ECCTD'10/ECCOM'10/ECCS'10: Proceedings of the European conference of systems, and European conference of circuits technology and devices, and European conference of communications, and European conference on Computer science

November 2010

353 pages

ISBN:9789604742509

Editors:
Valeri Mladenov
Technical University of Sofia, Bulgaria
,
Kleanthis Psarris
University of Texas at San Antonio, TX
,
Nikos Mastorakis
Technical University of Sofia, Bulgaria
,
Amauri Caballero
Florida International University, Miami, FL
,
George Vachtsevanos
Georgia Institute of Technology, Atlanta, GA

Publisher

World Scientific and Engineering Academy and Society (WSEAS)

Stevens Point, Wisconsin, United States

Publication History

Published: 30 November 2010

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Balasubramanian PMastorakis N(2011)Analyzing the impact of local and global indication on a self-timed systemProceedings of the 5th European conference on European computing conference10.5555/1991016.1991032(85-91)Online publication date: 28-Apr-2011
https://dl.acm.org/doi/10.5555/1991016.1991032

View Options

View options

Figures

Tables

Media

View Table of Conten