Cited By
View all- Mathur ALiu C(1996)Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAsProceedings of the 1996 European conference on Design and Test10.5555/787259.787574Online publication date: 11-Mar-1996
- Mathur AChen KLiu CRudell R(1995)Re-engineering of timing constrained placements for regular architecturesProceedings of the 1995 IEEE/ACM international conference on Computer-aided design10.5555/224841.225097(485-490)Online publication date: 1-Dec-1995
- Karnik TKang SRudell R(1995)An empirical model for accurate estimation of routing delay in FPGAsProceedings of the 1995 IEEE/ACM international conference on Computer-aided design10.5555/224841.225059(328-331)Online publication date: 1-Dec-1995
- Show More Cited By