Power efficient co-simulation framework for a wireless application using platform based SoC
Pages 365 - 374
Abstract
This paper presents a new co-simulation framework supporting system level power estimation. The goal of this work is to support precise power estimation in the early design stage. The proposed cosimulation provides a guideline to reduce the power dissipation for a SoC design. This approach resulted in energy saving of 61% for redesigned medium access control processors while code size increased by 14%. The accuracy of the power estimation obtained from the proposed framework was around 94.9%. The contribution of the proposed framework was a straightforward method to merge system level power estimation techniques into the system level design environment.
References
[1]
Hsieh, C.T., Pedram, M.: Microprocessor power estimation using profile-driven program synthesis. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 17(11), 1080-1089 (1998).
[2]
Sinha, A., Ickes, N., Chandrakasan, A.P.: Instruction level and operating system profiling for energy exposed software. IEEE Trans. Very Large Scale Integration (VLSI) Systems 11(6), 1044-1057 (2003).
[3]
Nemani, M., Najm, F.N.: Towards a high-level power estimation capability. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 15(6), 588-598 (1996).
[4]
Wu, Q., Qiu, Q., Pedram, M., Ding, C.S.: Cycle-accurate macro-models for RT-Level power analysis. IEEE Trans. Very Large Scale Integration Systems 6(4), 520-528 (1998).
[5]
Gupta, S., Najm, F.N.: Power modeling for high-level power estimation. Very Large Scale Integration Systems 8(1), 18-29 (2000).
[6]
Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.: Co-simulation-based power estimation for system-on-chip design. IEEE Trans. Very Large Scale Integration Systems 10(3), 253-256 (2002).
[7]
Talarico, C., Rozenblit, J.W., Malhotra, V., Stritter, A.: A framework for power estimation of embedded systems. IEEE Trans. Computer 38(2), 71-78 (2005).
[8]
Lidsky, D., Rabaey, J.M.: Early power exploration - a world wide web application. In: Proc, DAC Conf., pp. 27-32 (1996).
[9]
Yoo, S., Jerraya, A.A.: HW/SW co-simulation from inter face perspective, Proc. IEE Computer and Digital Techniques. Proc. IEE Computer and Digital Techniques 152(3), 369-379 (2005).
[10]
Chung, S.K., Kyung, C.M.: Enhancing performance of HW/SW co-simulation and co-emulation by reducing communication overhead. IEEE Trans. Computers 55(2), 125-136 (2006).
[11]
Chung, M.K., Yang, S., Lee, S.H., Kyung, C.M.: System-level HW/SW cosimulation framework for multiprocessor and multithread SoC. In: Proc. VLSI-TSA Design, Automation, and Test Conf., pp. 177-179 (2005).
[12]
emphISO/IEC, Wireless LAN MAC and PHY Specifications - High-Speed Physical Layer in the 5 GHz Band, ISO/IEC 8802-11:1999(E)/Amd 1:2000(E), New York IEEE (2000).
[13]
MaxSim Developer Suite User's Guide ver 5.0, AXYS Design Automation Inc. (March 2004).
[14]
Ramabadran, T.V., Gaitonde, S.S.: A tutorial on CRC computations. IEEE Trans., Micro 8(4), 62-75 (1988).
[15]
Writting Efficient C for ARM, ARMApplication Note 34, ARMCorporation (1998).
- Power efficient co-simulation framework for a wireless application using platform based SoC
Recommendations
Efficient co-simulation framework enhancing system-level power estimation for a platform-based SoC design
This paper proposes a hardware-software (HW-SW) co-simulation framework that provides a unified system-level power estimation platform for analyzing efficiently both the total power consumption of the target SoC and the power profiles of its individual ...
The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeRun-time reconfigurable (RTR) FPGAs combine the flexibility of software with the high efficiency of hardware. Still, their potential cannot be fully exploited due to increased complexity of the design process. Consequently, to enable an efficient design ...
A cosimulation methodology for HW/SW validation and performance estimation
Cosimulation strategies allow us to simulate and verify HW/SW embedded systems before the real platform is available. In this field, there is a large variety of approaches that rely on different communication mechanisms to implement an efficient ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 16 July 2007
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 1Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 17 Dec 2024