• Modarressi M and SeyyedAghaei Rezaei S. (2022). Power-efficient network-on-chip design by partial topology reconfiguration. Power-Efficient Network-on-Chips: Design and Evaluation. 10.1016/bs.adcom.2021.11.001. (217-255).

    https://linkinghub.elsevier.com/retrieve/pii/S0065245821000759

  • Zhu G and Wang Y. (2013). A multi-application mapping case study for NoC-based MPSoCs 2013 IEEE International Conference on Signal Processing, Communications and Computing. 10.1109/ICSPCC.2013.6664092. 978-1-4799-1027-4. (1-6).

    http://ieeexplore.ieee.org/document/6664092/

  • Yin J, Zhou P, Holey A, Sapatnekar S and Zhai A. Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems. Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design. (57-62).

    https://doi.org/10.1145/2333660.2333675

  • Zhang Y, Liu J and Kandemir M. Software-Directed Data Access Scheduling for Reducing Disk Energy Consumption. Proceedings of the 2012 IEEE 32nd International Conference on Distributed Computing Systems. (596-605).

    https://doi.org/10.1109/ICDCS.2012.12

  • Shin D, Kim W, Kwon S and Han T. (2011). Communication-aware VFI partitioning for GALS-based networks-on-chip. Design Automation for Embedded Systems. 15:2. (89-109). Online publication date: 1-Jun-2011.

    https://doi.org/10.1007/s10617-011-9070-x

  • Kandemir M, Yemliha T, Muralidhara S, Srikantaiah S, Irwin M and Zhnag Y. (2010). Cache topology aware computation mapping for multicores. ACM SIGPLAN Notices. 45:6. (74-85). Online publication date: 12-Jun-2010.

    https://doi.org/10.1145/1809028.1806605

  • Kandemir M, Yemliha T, Muralidhara S, Srikantaiah S, Irwin M and Zhnag Y. Cache topology aware computation mapping for multicores. Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation. (74-85).

    https://doi.org/10.1145/1806596.1806605

  • Yu H, Ha Y and Veeravalli B. (2010). Communication-aware application mapping and scheduling for NoC-based MPSoCs 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010. 10.1109/ISCAS.2010.5537920. 978-1-4244-5308-5. (3232-3235).

    http://ieeexplore.ieee.org/document/5537920/

  • Ozturk O, Kandemir M, Irwin M and Narayanan S. (2010). Compiler directed network-on-chip reliability enhancement for chip multiprocessors. ACM SIGPLAN Notices. 45:4. (85-94). Online publication date: 13-Apr-2010.

    https://doi.org/10.1145/1755951.1755902

  • Ozturk O, Kandemir M, Irwin M and Narayanan S. Compiler directed network-on-chip reliability enhancement for chip multiprocessors. Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems. (85-94).

    https://doi.org/10.1145/1755888.1755902

  • Kandemir M and Ozturk O. (2008). Software-directed combined cpu/link voltage scaling fornoc-based cmps. ACM SIGMETRICS Performance Evaluation Review. 36:1. (359-370). Online publication date: 12-Jun-2008.

    https://doi.org/10.1145/1384529.1375498

  • Chen G, Li F, Son S and Kandemir M. Application mapping for chip multiprocessors. Proceedings of the 45th annual Design Automation Conference. (620-625).

    https://doi.org/10.1145/1391469.1391628

  • Kandemir M and Ozturk O. Software-directed combined cpu/link voltage scaling fornoc-based cmps. Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems. (359-370).

    https://doi.org/10.1145/1375457.1375498

  • Chen G, Li F and Kandemir M. (2007). Reducing Energy Consumption of On-Chip Networks Through a Hybrid Compiler-Runtime Approach 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). 10.1109/PACT.2007.4336209. 0-7695-2944-5. (163-174).

    http://ieeexplore.ieee.org/document/4336209/

  • Ozturk O, Kandemir M and Son S. An ilp based approach to reducing energy consumption in nocbased CMPS. Proceedings of the 2007 international symposium on Low power electronics and design. (411-414).

    https://doi.org/10.1145/1283780.1283871

  • Chen G, Li F and Kandemir M. (2007). Compiler-directed application mapping for NoC based chip multiprocessors. ACM SIGPLAN Notices. 42:7. (155-157). Online publication date: 13-Jul-2007.

    https://doi.org/10.1145/1273444.1254796

  • Li F, Chen G, Kandemir M and Kolcu I. Profile-driven energy reduction in network-on-chips. Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation. (394-404).

    https://doi.org/10.1145/1250734.1250779

  • Chen G, Li F and Kandemir M. Compiler-directed application mapping for NoC based chip multiprocessors. Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems. (155-157).

    https://doi.org/10.1145/1254766.1254796

  • Li F, Chen G, Kandemir M and Kolcu I. (2007). Profile-driven energy reduction in network-on-chips. ACM SIGPLAN Notices. 42:6. (394-404). Online publication date: 10-Jun-2007.

    https://doi.org/10.1145/1273442.1250779

  • Soteriou V, Eisley N and Peh L. (2007). Software-directed power-aware interconnection networks. ACM Transactions on Architecture and Code Optimization. 4:1. (5-es). Online publication date: 1-Mar-2007.

    https://doi.org/10.1145/1216544.1216548

  • Yang X, Yi H, Qu X and Zhou H. (2007). Compiler-directed power optimization of high-performance interconnection networks for load-balancing MPI applications. Frontiers of Computer Science in China. 10.1007/s11704-007-0008-1. 1:1. (94-105). Online publication date: 1-Feb-2007.

    http://link.springer.com/10.1007/s11704-007-0008-1

  • Li F, Chen G, Kandemir M, Ozturk O, Karakoy M, Ramanarayanan R and Vaidyanathan B. A Process Scheduler-Based Approach to NoC Power Management. Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems. (77-82).

    https://doi.org/10.1109/VLSID.2007.23

  • Eisley N, Soteriou V and Peh L. High-level power analysis for multi-core chips. Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. (389-400).

    https://doi.org/10.1145/1176760.1176807

  • Chen G, Li F, Kandemir M and Irwin M. Reducing NoC energy consumption through compiler-directed channel voltage scaling. Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation. (193-203).

    https://doi.org/10.1145/1133981.1134004

  • Chen G, Li F, Kandemir M and Irwin M. (2006). Reducing NoC energy consumption through compiler-directed channel voltage scaling. ACM SIGPLAN Notices. 41:6. (193-203). Online publication date: 11-Jun-2006.

    https://doi.org/10.1145/1133255.1134004

  • Ozturk O, Akturk I, Kadayif I and Tosun S. (2015). Energy reduction in 3D NoCs through communication optimization. Computing. 97:6. (593-609). Online publication date: 1-Jun-2015.

    https://doi.org/10.1007/s00607-013-0378-1

  • Min S, Javaid H, Ignjatovic A and Parameswaran S. (2013). A case study on exploration of last-level cache for energy reduction in DDR3 DRAM 2013 2nd Mediterranean Conference on Embedded Computing (MECO). 10.1109/MECO.2013.6601372. 978-9940-9436-1-5. (42-45).

    http://ieeexplore.ieee.org/document/6601372/

  • Min S, Javaid H and Parameswaran S. XDRA. Proceedings of the 50th Annual Design Automation Conference. (1-10).

    https://doi.org/10.1145/2463209.2488761

  • Palesi M, Ascia G, Fazzino F and Catania V. (2011). Data Encoding Schemes in Networks on Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 30:5. (774-786). Online publication date: 1-May-2011.

    https://doi.org/10.1109/TCAD.2010.2098590

  • Lee S and Bagherzadeh N. (2009). A variable frequency link for a power-aware network-on-chip (NoC). Integration, the VLSI Journal. 42:4. (479-485). Online publication date: 1-Sep-2009.

    https://doi.org/10.1016/j.vlsi.2009.01.002

  • Brisolara L, Han S, Guerin X, Carro L, Reis R, Chae S and Jerraya A. Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC. Proceedingsof the 10th international workshop on Software & compilers for embedded systems. (81-89).

    https://doi.org/10.1145/1269843.1269855