Cited By
View all- Silva JLopes J(2010)A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple coresWSEAS Transactions on Computers10.5555/1852424.18524269:5(429-444)Online publication date: 1-May-2010
- Siegel HHsu WJeng MNation W(2005)Communication techniques in parallel processingParallel Computing in Science and Engineering10.1007/3-540-18923-8_14(35-60)Online publication date: 5-Jun-2005
- Gurd JBarahona PBöhm AKirkham CParker ASargeant JWatson I(2005)Fine-grain parallel computing: The dataflow approachFuture Parallel Computers10.1007/3-540-18203-9_3(82-152)Online publication date: 28-May-2005
- Show More Cited By