Article

Free access

Energy-oriented compiler optimizations for partitioned memory architectures

Authors:

V. Delaluz,

M. Kandemir,

N. Vijaykrishnan,

M. J. IrwinAuthors Info & Claims

CASES '00: Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems

Pages 138 - 147

https://doi.org/10.1145/354880.354900

Published: 01 November 2000 Publication History

PDF eReader

Cited By

View all

Karyakin ASalem K(2019)DimmStoreProceedings of the VLDB Endowment10.14778/3342263.3342262912:11(1499-1512)Online publication date: 1-Jul-2019
https://dl.acm.org/doi/10.14778/3342263.33422629
Nguyen HKoc H(2017)Input/output processing using on-chip memory for Cyber Physical System2017 IEEE 7th Annual Computing and Communication Workshop and Conference (CCWC)10.1109/CCWC.2017.7868423(1-6)Online publication date: Jan-2017
https://doi.org/10.1109/CCWC.2017.7868423
Lu YWu DHe BTang XXu JGuo M(2016)Rank-Aware Dynamic Migrations and Adaptive Demotions for DRAM Power ManagementIEEE Transactions on Computers10.1109/TC.2015.240984765:1(187-202)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TC.2015.2409847
Show More Cited By

Energy-oriented compiler optimizations for partitioned memory architectures
1. Software and its engineering
  1. Software notations and tools

Recommendations

Exploring memory energy optimizations in smartphones
IGCC '11: Proceedings of the 2011 International Green Computing Conference and Workshops

Recent development of sophisticated smartphones has made them indispensable part of our everyday life. However, advances in battery technology cannot keep up with the demand for longer battery life. Subsequently, energy efficiency has become one of the ...
Enhancing Compiler Techniques for Memory Energy Optimizations
EMSOFT '02: Proceedings of the Second International Conference on Embedded Software

As both chip densities and clock frequencies steadily rise in modern microprocessors, energy consumption is quickly joining performance as a key design constraint. Power issues are increasingly important in embedded systems, especially those found in ...
The energy efficiency of IRAM architectures
Special Issue: Proceedings of the 24th annual international symposium on Computer architecture (ISCA '97)

Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more energy efficient than conventional systems. The high density of DRAM permits ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

CASES '00: Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems

November 2000

200 pages

ISBN:1581133383

DOI:10.1145/354880

Chairman:
Chair The

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 November 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

48
Total Citations
View Citations
514
Total Downloads

Downloads (Last 12 months)64
Downloads (Last 6 weeks)14

Reflects downloads up to 21 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Karyakin ASalem K(2019)DimmStoreProceedings of the VLDB Endowment10.14778/3342263.3342262912:11(1499-1512)Online publication date: 1-Jul-2019
https://dl.acm.org/doi/10.14778/3342263.33422629
Nguyen HKoc H(2017)Input/output processing using on-chip memory for Cyber Physical System2017 IEEE 7th Annual Computing and Communication Workshop and Conference (CCWC)10.1109/CCWC.2017.7868423(1-6)Online publication date: Jan-2017
https://doi.org/10.1109/CCWC.2017.7868423
Lu YWu DHe BTang XXu JGuo M(2016)Rank-Aware Dynamic Migrations and Adaptive Demotions for DRAM Power ManagementIEEE Transactions on Computers10.1109/TC.2015.240984765:1(187-202)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TC.2015.2409847
Wu DHe BTang XXu JGuo MHollingsworth J(2012)RAMZzzProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis10.5555/2388996.2389040(1-11)Online publication date: 10-Nov-2012
https://dl.acm.org/doi/10.5555/2388996.2389040
Hönig TEibel CKapitza RSchröder-Preikschat W(2012)SEEPACM SIGOPS Operating Systems Review10.1145/2094091.209410645:3(58-62)Online publication date: 11-Jan-2012
https://dl.acm.org/doi/10.1145/2094091.2094106
Wu DHe BTang XXu JGuo M(2012)RAMZzzProceedings of the 2012 International Conference for High Performance Computing, Networking, Storage and Analysis10.1109/SC.2012.99(1-11)Online publication date: 10-Nov-2012
https://dl.acm.org/doi/10.1109/SC.2012.99
Rodero IParashar M(2012)Energy Efficiency in HPC SystemsEnergy‐Efficient Distributed Computing Systems10.1002/9781118342015.ch3(81-108)Online publication date: 30-Jul-2012
https://doi.org/10.1002/9781118342015.ch3
Hönig TEibel CKapitza RSchröder-Preikschat WBianchini RDutta P(2011)SEEPProceedings of the 4th Workshop on Power-Aware Computing and Systems10.1145/2039252.2039256(1-5)Online publication date: 23-Oct-2011
https://dl.acm.org/doi/10.1145/2039252.2039256
Elangovan KRodero IParashar MGuim FHernandez I(2011)Adaptive memory power management techniques for HPC workloadsProceedings of the 2011 18th International Conference on High Performance Computing10.1109/HiPC.2011.6152740(1-11)Online publication date: 18-Dec-2011
https://dl.acm.org/doi/10.1109/HiPC.2011.6152740
Zhang LQiu MSha EZhuge Q(2011)Variable assignment and instruction scheduling for processor with multi-module memoryMicroprocessors & Microsystems10.1016/j.micpro.2010.12.00235:3(308-317)Online publication date: 1-May-2011
https://dl.acm.org/doi/10.1016/j.micpro.2010.12.002
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Exploring memory energy optimizations in smartphones

Enhancing Compiler Techniques for Memory Energy Optimizations

The energy efficiency of IRAM architectures

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Cited By

Recommendations

Exploring memory energy optimizations in smartphones

Enhancing Compiler Techniques for Memory Energy Optimizations

The energy efficiency of IRAM architectures

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations