Detecting undetectable controller faults using power analysis
Pages 723 - 728
References
[1]
R.C. Aitken, "Finding Defects with Fault Models," Proc. of the International Test Conference, pp. 498-505, October 1995.
[2]
P. Ashar and S. Devadas, "Optimum and Heuristic Algorithms for an Approach to Finite State Machine Decomposition" IEEE Transactions on Computer-Aided Design, pp. 296-310, March 1991.
[3]
L. Benini and G. DeMicheli, "State Assignment for Low Power Dissipation" Proc. of the IEEE Custom Integrated Circuits Conf., May 1994.
[4]
L. Benini, P. Siegel and G. DeMicheli, "Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits" IEEE Design and Test of Computers, Dec. 1994.
[5]
S. Bhatia and N. Jha, "Behavioral Synthesis for Hierarchical Testability of Controller/Datapath Circuits with Conditional Branches" Proc. of the International Conf. on Computer Design, June 1994.
[6]
M. Breuer and J. Lien, "A Test and Maintenance Controller for a Module Containing Testable Chips," Proc. of the International Test Conference, October 1988.
[7]
Compass Design Automation, "User Manuals for COMPASS VLSI V8R4.4," Compass Design Automation, Inc., 1993.
[8]
S. Dey, V. Gangaram and M. Potkonjak, "A Controller-Based Designfor-Testability Technique for Controller-datapath Circuits" Proc. of the International Conf. on Computer-Aided Design, October 1995.
[9]
S. Devadas and A. Newton, "Decomposition and Factorization of Sequential Finite State Machines" IEEE Transactions on Computer- Aided Design, pp. 1206-1217, November 1989.
[10]
AT&T, "User Manuals for GENTEST_S 2.0," AT&T Bell Laboratories, 1993.
[11]
D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers: Boston, MA, 1992.
[12]
S. Hellebrand and H. Wunderlich, "An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structure" Proc. of the International Conf. on Computer-Aided Design, June 1994.
[13]
H. Harmanani, C. Papachristou, S. Chiu and M. Nourani, "SYNTEST: An Environment for System-Level Design for Test," Proc. EURO- DAC 92, Sept. 1992.
[14]
R. Joersz and C. Kime, "A Distributed Hardware Approach to Built-In Self Test," Proc. of the International Test Conference, 1987. 1995.
[15]
P. Landman and J. Rabaey, "Activity-Sensitive Architectural Power Analysis for the Control Path," International Symposium on Low Power Design, April 1995.
[16]
M. Nourani, J. Carletta, and C. Papachristou, "A Scheme for Integrated Controller-Datapath Fault Testing" Proc. of the Design Automation Conf., June 1997.
[17]
C. Papachristou and J. Carletta, "Test Synthesis in the Behavioral Domain," Proc. of the International Test Conference, pp. 693-702, October 1995.
[18]
VLSI Technology, "0.8-Micron CMOS VSC450 Portable Library," VLSI Technology, Inc., 1993.
Index Terms
- Detecting undetectable controller faults using power analysis
Recommendations
On undetectable faults and fault diagnosis
The presence of an undetectable fault ui may modify the response of a detectable fault dj to a test set used for fault diagnosis. This may impact the accuracy of fault diagnosis based on the responses of single faults. Many state-of-the-art diagnosis ...
On Avoiding Undetectable Faults During Test Generation
ETW '99: Proceedings of the 1999 IEEE European Test WorkshopWe use a property that distinguishes most of the undetectable faults in a circuit from detectable ones, in order to avoid targeting undetectable faults during test generation. We show that it is possible to avoid most of the undetectable faults until ...
On clustering of undetectable single stuck-at faults and test quality in full-scan circuits
We demonstrate that undetectable single stuck-at faults in full-scan benchmark circuits tend to cluster in certain areas. This implies that certain areas may remain uncovered by a test set for single stuck-at faults. We describe an exteusion to the set ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2000 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS: Computer Society
- IFIP: International Federation for Information Processing
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 January 2000
Check for updates
Qualifiers
- Article
Conference
DATE00
Sponsor:
- EDAA
- EDAC
- SIGDA
- IEEE-CS
- IFIP
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 153Total Downloads
- Downloads (Last 12 months)40
- Downloads (Last 6 weeks)20
Reflects downloads up to 16 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in