Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/3387940.3392225acmconferencesArticle/Chapter ViewAbstractPublication PagesicseConference Proceedingsconference-collections
short-paper

Centralized Generic Interfaces in Hardware/Software Co-design for AI Accelerators

Published: 25 September 2020 Publication History

Abstract

A hardware/software co-design for AI accelerators such as Neural Processing Unit (NPU) is essential not only to support the required functionality but also to meet primary goals of improved performance and power efficiency. However, their ever-changing requirements often introduce undesirable development costs. Indeed, it is quite challenging for developers from different backgrounds to efficiently work together to construct a full HW/SW stack to develop AI accelerators.
This paper addresses these challenges, and proposes a centralized collaboration methodology for efficient full-stack development, especially targeting NPU HW. The proposal is inspired based on the observations from our experiences, presented later as a case study. As not all of the involved developers have enough knowledge of software engineering, this approach suggests making a central development group (e.g., runtime system software) have a higher priority to organize and devise common interfaces including APIs for each layer in the full-stack. This aims to minimize unnecessary discussions between development groups and hide any minor updates introduced with each new design, reducing the overall development costs and improving the quality of products. More importantly, each development group can focus on their work as much as possible with this approach.

References

[1]
Microsoft Academic. 2018. NeurIPS Conference Analytics. Retrieved Jan 21, 2020 from https://www.microsoft.com/en-us/research/project/academic/articles/neurips-conference-analytics/
[2]
Computer Vision Foundation. 2019. CVPR 2019 Statistics. Retrieved Jan 21, 2020 from http://cvpr2019.thecvf.com/files/CVPR2019-WelcomeSlidesFinal.pdf
[3]
Kaiyuan Guo, Song Han, Song Yao, Yu Wang, Yuan Xie, and Huazhong Yang. 2017. Software-Hardware Codesign for Efficient Neural Network Acceleration. IEEE Micro 2017 (2017).
[4]
Andrey Ignatov, Radu Timofte, William Chou, Ke Wang, Max Wu, Tim Hartley, and Luc Van Gool. 2018. AI Benchmark: Running Deep Neural Networks on Android Smartphones. CoRR abs/1810.01109 (2018). arXiv:1810.01109
[5]
Yu Ji, YouHui Zhang, ShuangChen Li, Ping Chi, CiHang Jiang, Peng Qu, Yuan Xie, and WenGuang Chen. 2016. NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints. In 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[6]
Sicheng Li, Wei Wen, Yu Wang, Song Han, Yiran Chen, and Hai Li. 2017. An FPGA Design Framework for CNN Sparsification and Acceleration. In IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines.
[7]
Siqi Wang, Anuj Pathania, and Tulika Mitra. 2019. Neural Network Inference on Mobile SoCs. CoRR abs/1908.11450 (2019). arXiv:1908.11450

Cited By

View all
  • (2021)Bridging Software Engineering Research and Industrial PracticeACM SIGSOFT Software Engineering Notes10.1145/3437479.343748846:1(30-32)Online publication date: 1-Feb-2021

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICSEW'20: Proceedings of the IEEE/ACM 42nd International Conference on Software Engineering Workshops
June 2020
831 pages
ISBN:9781450379632
DOI:10.1145/3387940
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 September 2020

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Generic interfaces
  2. HW/SW co-design
  3. Neural Processing Unit

Qualifiers

  • Short-paper
  • Research
  • Refereed limited

Conference

ICSE '20
Sponsor:
ICSE '20: 42nd International Conference on Software Engineering
June 27 - July 19, 2020
Seoul, Republic of Korea

Upcoming Conference

ICSE 2025

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)26
  • Downloads (Last 6 weeks)4
Reflects downloads up to 28 Sep 2024

Other Metrics

Citations

Cited By

View all
  • (2021)Bridging Software Engineering Research and Industrial PracticeACM SIGSOFT Software Engineering Notes10.1145/3437479.343748846:1(30-32)Online publication date: 1-Feb-2021

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media