Cited By
View all- Tie JPan GDeng LXun CLuo LZhou L(2024)A Method of Extracting and Visualizing Hierarchical Structure of Hardware Logic Based on Tree-Structure For FPGA-Based Prototyping2024 9th International Symposium on Computer and Information Processing Technology (ISCIPT)10.1109/ISCIPT61983.2024.10673222(554-561)Online publication date: 24-May-2024
- Liao HLi YLiu PWang QLai MQi X(2024)Optimization of TDM Using Single-ended Transmission for Multi-FPGA Platforms2024 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS58744.2024.10558513(1-5)Online publication date: 19-May-2024
- Zheng DYoung ETakahashi A(2023)An Integrated Circuit Partitioning and TDM Assignment Optimization Framework for Multi-FPGA SystemsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3567897(522-528)Online publication date: 16-Jan-2023