Article

Free access

High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability

Authors:

Takeshi OguraAuthors Info & Claims

DATE '99: Proceedings of the conference on Design, automation and test in Europe

Pages 63 - es

https://doi.org/10.1145/307418.307510

Published: 01 January 1999 Publication History

PDF eReader

References

[1]

{1} Daniel D. Gaiski, Frank Vahid, Sanjiv Narayan, and Jie Gong, "Specification and Design of Embedded Systems," Prentice Hall, 1994.

Digital Library

Google Scholar

[2]

{2} T. Kondo, K. Suguri, M. Ikeda, T. Abe, H. Matsuda, T. Okubo, K. Ogura, T. Tashiro, N. Ono, T. Minami, R. Kusaba, T. Ikenaga, N. Shibata, R. Kasai, K. Otsu, F. Nakagawa, and Y. Sato, "Two-Chip MPEG2 Video Encoder," IEEE Micro, pp. 51-58, April 1996.

Digital Library

Google Scholar

[3]

{3} M. Inamori, J. Naganuma, H. Wakabayashi, and M. Endo, "A Memory-based Architecture for MPEG2 System Protocol LSIs," The European Design and Test Conference (ED&TC), March 1996.

Digital Library

Google Scholar

[4]

{4} "Chronologic VCS Reference Manual (Release 4.1)," Synopsys, Inc., March 1998.

Google Scholar

[5]

{5} "LightSpeed Simulation Server Reference Manual (Version 1.0)," Zycad Corporation, November 1996.

Google Scholar

[6]

{6} "System Realizer Reference Manual (Version 5.1)," Quickturn Design Systems, Inc., December 1997.

Google Scholar

[7]

{7} "Seamless CVE Reference Manual (Release 2.4)," Mentor Graphics Corporation, July 1998.

Google Scholar

[8]

{8} C. A. R. Hoare, "Communicating Sequential Processes," Comm. ACM, Vol. 21, No. 8, pp. 666-677, August 1978.

Digital Library

Google Scholar

[9]

{9} T. Minami, T. Kondo, K. Nitta, S. Suguri, M. Ikeda, T. Yoshitome, H. Watanabe, H. Iwasaki, K. Ochiai, J. Naganuma, M. Endo, E. Yamagishi, T. Takahashi, K. Tadaishi, Y. Tashiro, N. Kobayashi, T. Okubo, T. Ogura, and R. Kasai, "A Single-Chip MPEG2 MP@ML Video Encoder LSI with Multi-chip Configuration for a Single-board HP@ML Encoder," Hot Chips 10, August 1998.

Google Scholar

[10]

{10} M. Ikeda, T. Kondo, K. Nitta, K. Suguri, T. Yoshitome, T. Minami, J. Naganuma, and T. Ogura "An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture," Proc. of the Design, Automation and Test in Europe (DATE), March 1999.

Digital Library

Google Scholar

Cited By

View all

Ikeda MKondo TNitta KSuguri KYoshitome TMinami TNaganuma JOgura T(1999)An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architectureProceedings of the conference on Design, automation and test in Europe10.1145/307418.307445(10-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307445
Ikeda MKondo TNitta KSuguri KYoshitome TMinami TNaganuma JOhura T(1999)An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architectureDesign, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)10.1109/DATE.1999.761095(44-50)Online publication date: 1999
https://doi.org/10.1109/DATE.1999.761095
Ikeda MKondo TNitta KSuguri KYoshitome TMinami TIwasaki HOchiai KNaganuma JEndo MTashiro YWatanabe HKobayashi NOkubo TOgura TKasai R(1999)SuperENCIEEE Micro10.1109/40.78256819:4(56-65)Online publication date: 1-Jul-1999
https://dl.acm.org/doi/10.1109/40.782568

Index Terms

High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability
1. Computing methodologies
  1. Computer graphics
    1. Image compression
2. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

A perceptual two-pass VBR MPEG-2 video encoder

This paper presents a perceptual two-pass VBR MPEG-2 video encoder suitable for digital storage applications. The proposed algorithm aims to achieve perceptually uniform distortion among adjacent macroblocks within a frame and smoothen the inter-frame ...
Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level
DATE '03: Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2

This paper proposes a new architecture for VASA, a single-chip MPEG-2 422P@HL CODEC LSI with multi-chip configuration for large scale processing beyond the HDTV level, and demonstrates its flexibility and usefulness. This architecture consists of triple ...
A software-based real-time MPEG-2 video encoder

Dedicated hardware previously has been required to perform real-time MPEG-2 video encoding. However, with increases in clock frequency and the introduction of video-specific instruction sets, general-purpose processors can now approximate the function ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '99: Proceedings of the conference on Design, automation and test in Europe

January 1999

730 pages

ISBN:1581131216

DOI:10.1145/307418

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DATE99

Sponsor:

SIGDA

DATE99: Design Automation and Test in Europe Conference and Exhibition 1999

Munich, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
194
Total Downloads

Downloads (Last 12 months)28
Downloads (Last 6 weeks)9

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ikeda MKondo TNitta KSuguri KYoshitome TMinami TNaganuma JOgura T(1999)An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architectureProceedings of the conference on Design, automation and test in Europe10.1145/307418.307445(10-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307445
Ikeda MKondo TNitta KSuguri KYoshitome TMinami TNaganuma JOhura T(1999)An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architectureDesign, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)10.1109/DATE.1999.761095(44-50)Online publication date: 1999
https://doi.org/10.1109/DATE.1999.761095
Ikeda MKondo TNitta KSuguri KYoshitome TMinami TIwasaki HOchiai KNaganuma JEndo MTashiro YWatanabe HKobayashi NOkubo TOgura TKasai R(1999)SuperENCIEEE Micro10.1109/40.78256819:4(56-65)Online publication date: 1-Jul-1999
https://dl.acm.org/doi/10.1109/40.782568

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A perceptual two-pass VBR MPEG-2 video encoder

Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level

A software-based real-time MPEG-2 video encoder