Design of a Low-Power Non-Volatile Programmable Inverter Cell for COGRE-based Circuits
Pages 11 - 16
Abstract
This paper proposes a low-power non-volatile programmable inverter cell (NVPINV) that can be used with a COGRE (i.e. a compactly organized generic reconfigurable element) circuit to store the correct information for programming when establishing the desired logic function. The programmable data in the cell is read from a non-volatile SRAM (NVSRAM); two RMs (racetrack memories) are utilized as non-volatile elements. The RM is selected as non-volatile memory element due to its capability for independent operations (read and write), thus making possible a parallel execution of the programming process. The NVSRAM operates as a programmable circuit, i.e. a programmable circuit under control as either a buffer, or an inverter. The cell is extensively analyzed in terms of its operations with respect to different figures of merit, such as delay, power dissipation and power delay product (PDP). Simulation results show that in addition to low-power operation, the proposed NVPINV cell provides significant advantages (such as low delay and non-volatile storage) compared to an SRAM based Look-Up-Table (LUT) implementation.
References
[1]
S. Kilts, "Advanced FPGA Design: Architecture, Implementation, and Optimization", Wiley-IEEE Press, 2007.
[2]
Y. Yasuhiro, Y. Ichinomiya, M. Amagasaki, M. Iida, and T. Sueyoshi, "COGRE: A Configuration Memory Reduced Reconfiguration Logic Cell Architecture for Area Minimization," Proc. Int. Conf. on FPL and Applications, pp. 304--309, 2010.
[3]
Q. Zhao, Y. Ichinomiya, Y. Okamoto, M. Amagasaki, M. Iida, T. Sueyoshi, "A Robust Reconfigurable Logic Device Based on Less Configuration Memory Logic Cell" Proc. International Conference on Field-Programmable Technology (FPT), pp. 162--169, Beijing, 2010.
[4]
W. Wang, T. T Jing, B. Butcher, "FPGA based on integration of memristors and CMOS devices," Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, pp. 1963--1966, May 30 2010-June 2 2010
[5]
X. Xue, W. Jian, Y. Xie, Q. Dong, R. Yuan, Y. Lin "Novel RRAM Programming Technology for Instant-on and High-security FPGAs," 2011 IEEE 9th International Conference on ASIC (ASICON), pp. 291--294, 2011.
[6]
O. Turkyilmaz, S. Onkaraiah, M. Reyboz, F. Clermidy, C. A. Hraziia, J. Portal, M. Bocquet, "RRAM-based FPGA for 'normally off, instantly on' applications," Proc. IEEE/ACM International Symposium on Nanoscale Architectures, pp. 101--108, 4--6 July 2012
[7]
N. Sakimura, T. Sugibayashi, R. Nebashi, N. Kasai, "Non-volatile Magnetic Flip-Flop for Standby-Power-Free SoCs," IEEE Journal of Solid-State Circuits, vol.44, no.8, pp. 2244--2250, Aug. 2009
[8]
Y. Zhang, W. Zhao, J.-O. Klein, D. Ravelsona, C. Chappert "Ultra-High Density Content Addressable Memory Based on Current Induced Domain Wall Motion in Magnetic Track" IEEE Trans. Magn. Vol. 48, No. 11, November 2012, pp. 3219--3222
[9]
C. Chappert, A. Fert, F. Nguyen Van Dau "The emergence of spin electronics in data storage" Nature materials Vol. 6, pp. 813--823, 2007
[10]
S. Mangin, D. Ravelosona, J. A. Katine, M. J. Carey, B. D. Terris, E.E. Fullerton "Current-induced magnetization reversal in nanopillars with perpendicular anisotropy" Nature Materials Vol.5, pp. 210--215, 2006
[11]
S. Ghosh "Design Methodologies for High Density Domain Wall Memory" IEEE/ACM Nanoarch 2013 pp. 30--31, July 2013, NY USA
[12]
Y. Zhang, W. S. Zhao, D. Ravelosona, J.-O. Klein, J. V. Kim "Perpendicular-magnetic-anisotropy CoFeB racetrack memory" Journal of Applied Physics 111, 093925, 2012
[13]
W. S. Zhao, Y. Zhang, H.-P. Trinh, J-O. Klien, C. Chappert, R. Mantovan, A. Kamperti, R.P. Cowburn, R. Trypiniotis, M. Klaui, J. Heinen, B. Ocker, D. Ravelsona "Magnetic Domain-Wall Racetrack Memory for high density and fast data storage" ICSICT 11st, pp. 1--4, Oct 2012
[14]
M. Hayashi, L. Thomas, R. Moriya, C. Rettner, S. S. P. Parkin "Current-Controlled Magnetic Domain-Wall Nanowrie Shift Register" Science Vol. 320, No. 5873, pp. 209--211, 2008
[15]
S. S. P. Parkin, M. Hayashi, L. Thomas "Magnetic Domain-Wall Racetrack Memory" Science Vol. 320 No. 5873 pp.190--194, 2008
[16]
P. Junsangsri, J. Han, F. Lombardi, "Circuits for a Perpendicular Magnetic Anisotropic (PMA) Racetrack Memory" IEEE Transactions on Multi-Scale Computing Systems, vol. 1, no. 3, pp. 127--137, 2015.
[17]
P. Junsangsri, J. Han, and F. Lombardi "HSPICE Macromodel of a PMA Racetrack Memory," Proc IEEE NMDC, pp. 97--101, Anchorage, September 2015.
[18]
Predictive Technology Model : http://ptm.asu.edu, 2016
[19]
M. Iida, M. Amagasaki, Y. Okamoto, Q. Zhao, T. Sueyoshi, "COGRE: A Novel Compact Logic Cell Architecture for Area Minimization" IEICE Trans. INF&SYST. Vol. 95-D, No. 2, February 2012
Index Terms
- Design of a Low-Power Non-Volatile Programmable Inverter Cell for COGRE-based Circuits
Recommendations
Racetrack Memory based hybrid Look-Up Table (LUT) for low power reconfigurable computing
AbstractThe large area and high power consumption are the two main bottlenecks in the conventional SRAM-based Field Programmable Gate Arrays (FPGAs). In recent works, resistive Non-Volatile Memories (NVMs) have been widely proposed to tackle the above ...
Highlights- A hybrid LUT with one non-volatile input and multiple volatile inputs.
- The computation and storage are integrated in the non-volatile input.
- The hybrid LUT reduces the area and leakage power with extra reconfigurable resource.
- ...
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsThe non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
Design of Low Power Memristor Non-Volatile Dram Cell with Footer Switch
ICTCS '16: Proceedings of the Second International Conference on Information and Communication Technology for Competitive StrategiesIn this paper Memristor based non-volatile DRAM was proposed. DRAM has low transistor count per cell compared to SRAM which promotes Moore's law in VLSI designs. The main drawback is its dynamic nature, hence the need for signal refreshing. The ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
May 2017
516 pages
ISBN:9781450349727
DOI:10.1145/3060403
- General Chairs:
- Laleh Behjat,
- Jie Han,
- Program Chairs:
- Miroslav N. Velev,
- Deming Chen
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 10 May 2017
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
GLSVLSI '17
Sponsor:
Acceptance Rates
GLSVLSI '17 Paper Acceptance Rate 48 of 197 submissions, 24%;
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 87Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in