tutorial

Secure and Durable (SEDURA): An Integrated Encryption and Wear-leveling Framework for PCM-based Main Memory

Authors:

Chengmo YangAuthors Info & Claims

ACM SIGPLAN Notices, Volume 50, Issue 5

Article No.: 12, Pages 1 - 10

https://doi.org/10.1145/2808704.2754969

Published: 04 June 2015 Publication History

Abstract

Phase changing memory (PCM) is considered a promising candidate for next-generation main-memory. Despite its advantages of lower power and high density, PCM faces critical security challenges due to its non-volatility: data are still accessible by the attacker even if the device is detached from a power supply. While encryption has been widely adopted as the solution to protect data, it not only creates additional performance and energy overhead during data encryption/decryption, but also hurts PCM lifetime by introducing more writes to PCM cells.

In this paper, we propose a framework that integrates encryption and wear-leveling so as to mitigate the adverse impact of encryption on PCM performance and lifetime. Moreover, by randomizing the address space during wear-leveling, an extra level of protection is provided to the data in memory. We propose two algorithms that respectively prioritize data security and memory lifetime, allowing designers to trade-off between these two factors based on their needs. Compared to previous encryption techniques, the proposed SEDURA framework is able to deliver both more randomness to protect data and more balanced PCM writes, thus effectively balancing the three aspects of data security, application performance, and device lifetime.

References

[1]

J. A. Halderman, S. D. Schoen, N. Heninger, W. Clarkson, W. Paul, J. A. Calandrino, A. J. Feldman, J. Appelbaum, and E. W. Felten, "Lest We Remember: Cold Boot Attacks on Encryption Keys," in 17th USENIX Security Symp., pp. 45--60, July 2008.

Digital Library

[2]

N. I. of Standard and Technology, "Federal Information Processing Standard 197, The Advanced Encryption Standard (AES)," http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.

[3]

A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mosse, "Increasing PCM main memory lifetime," in Design Autom. & Test in Europe (DATE), pp. 914--919, Mar. 2010.

Digital Library

[4]

S. Chhabra and Y. Solihin, "i-NVMM: A Secure Non-Volatile Main Memory System with Incremental Encryption," in 38th Intl. Symp. Comput. Archit. (ISCA), pp. 177--188, June 2011.

Digital Library

[5]

ITRS, "International Technology Roadmap for Semiconductors (ITRS)," http://www.itrs.net/Links/2013ITRS/Summary2013.htm.

[6]

P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in 36th Intl. Symp. Comput. Archit. (ISCA), pp. 14--23, June 2009.

Digital Library

[7]

M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, "Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling," in 42nd Intl. Symp. Microarchitecture (MICRO), pp. 14--23, Dec. 2009.

Digital Library

[8]

C. Liu and C. Yang, "Improving Multilevel PCM Reliability through Age-aware Reading and Writing Strategies," in 32nd Proc. Intl. Conf. Comput. Design (ICCD), pp. 264--269, Oct. 2014.

[9]

M. Zhao, Y. Xue, C. Yang, and C. J. Xue, "Minimizing MLC PCM write energy for free through profiling-based state remapping," in 20th Asia & South Pacific Design Autom. Conf. (ASP-DAC), pp. 502--507, Jan. 2015.

[10]

H. A. Khouzani, Y. Xue, C. Yang, and A. Pandurangi, "Prolonging PCM lifetime through energy-efficient, segment-aware, and wear-resistant page allocation," in Proc. Intl. Symp. Low Power Electron. & Design (ISLPED), pp. 327--330, Aug. 2014.

Digital Library

[11]

D. Liu, T. Wang, Y. Wang, Z. Shao, Q. Zhuge, and E. Sha, "Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems," in 18th Asia & South Pacific Design Autom. Conf. (ASP-DAC), pp. 22--25, Jan. 2013.

[12]

M. Zhao, L. Shi, C. Yang, and J. Xue, "Leveling to the Last Mile: Near-zero-cost Bit Level Wear Leveling for PCM based Main Memory," in 32nd Proc. Intl. Conf. Comput. Design (ICCD), pp. 16--21, Oct. 2014.

[13]

X. Zhang, C. Zhang, G. Sun, J. Di, and T. Zhang, "An efficient run-time encryption scheme for non-volatile main memory," in 42nd Intl. Conf. Compilers, Archit. & Synthesis for Embedded Syst. (CASES), pp. 1--10, Sep. 2013.

Digital Library

[14]

J. Kong and H. Zhou, "Improving privacy and lifetime of PCM-based main memory," in Intl. Conf. Dependable Syst. & Netw. (DSN), pp. 333--342, June 2010.

[15]

B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable DRAM alternative," in 36th Intl. Symp. Comput. Archit. (ISCA), pp. 2--13, 2009.

Digital Library

[16]

M. K. Qureshi, L. A. Lastras-Montano, M. M. Franceschini, and J. P. Karidis, "Practical and secure PCM systems by online detection of malicious write streams," in 17th Intl. Symp. High Perform. Comput. Archit. (HPCA), pp. 478--489, Feb. 2011.

Digital Library

[17]

N. H. Seong, D. H. Woo, and H. S. Lee, "Security Refresh: Protecting Phase-Change Memory against Malicious Wear Out," IEEE Micro, vol. 31, pp. 119--127, Jan.-Feb. 2011.

Digital Library

[18]

L. Reyzin, "Some Notions of Entropy for Cryptography," in 5th Intl. Conf. on Information Theoretic Security (ICITS), pp. 138 -- 142, May 2011.

Digital Library

[19]

C.-H. Chen, P.-C. Hsiu, T.-W. Kuo, C.-L. Yang, and C.-Y. M. Wang, "Age-based PCM wear leveling with nearly zero search cost," in 49th Design Autom. Conf. (DAC), pp. 453--458, 2012.

Digital Library

[20]

"Pin - A Dynamic Binary Instrumentation Tool," http://software.intel.com/en-us/articles/pintool.

[21]

S. Mathew, F. Sheikh, M. E. Kounavis, S. Gueron, A. Agarwal, S. Hsu, H. Kaul, M. Anders, and R. Krishnamurthy, "53 Gbps Native GF(24)2 Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors," J. Solid-State Circuits, vol. 46, no. 4, pp. 767--776, 2011.

Cited By

Zhou YZeng JJeong JChoi JJung C(2023)SweepCache: Intermittence-Aware Cache on the CheapProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623781(1059-1074)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623781
Zeng JJeong JJung C(2023)Persistent Processor ArchitectureProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623772(1075-1091)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623772
Nath AKapoor HSavidis ISasan AThapliyal HDeMara R(2022)CoSeP: Compression and Content-based Selection Procedure to Improve Lifetime of Encrypted Non-Volatile Main MemoriesProceedings of the Great Lakes Symposium on VLSI 202210.1145/3526241.3530375(393-396)Online publication date: 6-Jun-2022
https://dl.acm.org/doi/10.1145/3526241.3530375
Show More Cited By

Index Terms

Secure and Durable (SEDURA): An Integrated Encryption and Wear-leveling Framework for PCM-based Main Memory
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

A durable and energy efficient main memory using phase change memory technology

Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
Secure and Durable (SEDURA): An Integrated Encryption and Wear-leveling Framework for PCM-based Main Memory
LCTES'15: Proceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM

Phase changing memory (PCM) is considered a promising candidate for next-generation main-memory. Despite its advantages of lower power and high density, PCM faces critical security challenges due to its non-volatility: data are still accessible by the ...
DEUCE: Write-Efficient Encryption for Non-Volatile Memories
ASPLOS'15

Phase Change Memory (PCM) is an emerging Non Volatile Memory (NVM) technology that has the potential to provide scalable high-density memory systems. While the non-volatility of PCM is a desirable property in order to save leakage power, it also has the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGPLAN Notices

ACM SIGPLAN Notices Volume 50, Issue 5

LCTES '15

May 2015

141 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/2808704

Editor:
Andy Gill
University of Kansas, Lawrence, KS

Issue’s Table of Contents

LCTES'15: Proceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM
June 2015
149 pages
ISBN:9781450332576
DOI:10.1145/2670529
General Chair:
Sam H. Noh
Hongik University, Republic of Korea
,
Program Chairs:
Sebastian Fischmeister
University of Waterloo, Canada
,
Jason Xue
City University of Hong Kong, China

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 June 2015

Published in SIGPLAN Volume 50, Issue 5

Check for updates

Author Tags

Qualifiers

Tutorial
Research
Refereed limited

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
266
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhou YZeng JJeong JChoi JJung C(2023)SweepCache: Intermittence-Aware Cache on the CheapProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623781(1059-1074)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623781
Zeng JJeong JJung C(2023)Persistent Processor ArchitectureProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623772(1075-1091)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623772
Nath AKapoor HSavidis ISasan AThapliyal HDeMara R(2022)CoSeP: Compression and Content-based Selection Procedure to Improve Lifetime of Encrypted Non-Volatile Main MemoriesProceedings of the Great Lakes Symposium on VLSI 202210.1145/3526241.3530375(393-396)Online publication date: 6-Jun-2022
https://dl.acm.org/doi/10.1145/3526241.3530375
Zeng JChoi JFu XShreepathi ALee DMin CJung C(2021)ReplayCache: Enabling Volatile Cachesfor Energy Harvesting SystemsMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480102(170-182)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3466752.3480102
Freij AZhou HSolihin Y(2021)Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent MemoryMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480067(1227-1240)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3466752.3480067
Wang CChattopadhyay SBrihadiswarn G(2020)Crab-treeACM Transactions on Embedded Computing Systems10.1145/339623619:5(1-26)Online publication date: 26-Sep-2020
https://dl.acm.org/doi/10.1145/3396236
Freij AYuan SZhou HSolihin Y(2020)Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent Memory2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00015(14-27)Online publication date: Oct-2020
https://doi.org/10.1109/MICRO50266.2020.00015
Wang CChattopadhyay SBrihadiswarn GChen JShrivastava A(2019)Crash recoverable ARMv8-oriented B+-tree for byte-addressable persistent memoryProceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3316482.3326358(33-44)Online publication date: 23-Jun-2019
https://dl.acm.org/doi/10.1145/3316482.3326358
Mittal SAlsalibi A(2018)A Survey of Techniques for Improving Security of Non-volatile MemoriesJournal of Hardware and Systems Security10.1007/s41635-018-0034-52:2(179-200)Online publication date: 2-Mar-2018
https://doi.org/10.1007/s41635-018-0034-5
Sun GZhao JPoremba MXu CXie Y(2017)Memory that never forgets: emerging nonvolatile memory and the implication for architecture designNational Science Review10.1093/nsr/nwx0825:4(577-592)Online publication date: 25-Aug-2017
https://doi.org/10.1093/nsr/nwx082
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents