Cited By
View all- Kallel EAoudni YAbid M(2017)OpenMP-Based Approach for High Level C Loops SynthesisInternational Journal of Software Innovation10.4018/IJSI.20170101015:1(1-16)Online publication date: Jan-2017
Hardware synthesis of high-level C constructs
Pages 83 - 85
Abstract
In this paper, experiments with a useable C frontend for the CCC behavioural synthesis tools are presented and analysed. This tool combination is able to rapidly deliver provably-correct hardware implementations at the RTL level, from high-level, abstract, algorithmic executable specifications at the C program level. The used constructs are discussed and a number of experiments with the tool are outlined and evaluated. The contribution of the CCC tools are invaluable for implementing real-life applications in hardware involving models with complex control flow and rich in loops and arrays. The discussed experiments prove the tools useable.
References
[1]
Gal, B. L., Casseau, E., and Huet, S. Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 16, No. 11, pp. 1454--1464, November 2008.
[2]
Gupta, S., Gupta, R. K., Dutt, N. D., and Nikolau, A. Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis. In ACM Transactions on Design Automation of Electronic Systems. Vol. 9, No. 4, pp. 441--470, 2004.
[3]
Walker, R. A., and Chaudhuri, S. Introduction to the scheduling problem. In IEEE Design & Test of Computers. Vol. 12, No. 2, pp. 60--69, 1995.
[4]
Dossis, M. F. A Formal Design Framework to Generate Coprocessors with Implementation Options. In International Journal of Research and Reviews in Computer Science (IJRRCS, ISSN: 2079-2557). Science Academy Publisher, United Kingdom, Vol. 2, No. 4, pp. 929--936, August 2011, DOI=http://www.sciacademypublisher.com.
[5]
Paulin, P. G., and Knight, J. P. Force-directed scheduling for the behavioral synthesis of ASICs. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 8, No. 6, pp. 661--679, December 1989.
[6]
Nilsson, U., and Maluszynski, J. Logic Programming and Prolog. John Wiley & Sons Ltd., 2nd Edition, 1995.
[7]
Kountouris, A. A., and Wolinski, C. Efficient Scheduling of Conditional Behaviors for High-Level Synthesis. In ACM Transactions on Design Automation of Electronic Systems. Vol. 7, No. 3, pp. 380--412, 2002.
[8]
Del Barrio, A. A., Hermida, R., Memik, S. O., Mendías, José M., and Molina, María C. Multispeculative Addition Applied to Datapath Synthesis. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 31, No. 12, pp. 1817--1830, December 2012.
[9]
Sarbishei, O., and Radecka, K. On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 32, No. 6, pp. 831--844, June 2013.
[10]
Morvan, A., Derrien, S., and Quinton, P. Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 32, No. 3, pp. 339--352, March 2013.
[11]
Banerjee, K., Karfa, C., Sarkar, D., and Mandal, C. Verification of Code Motion Techniques Using Value Propagation. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 33, No. 8, pp. 1180--1193, August 2014.
[12]
Sierra, R., Carreras, C., Caffarena, G., and López Barrio, C. A. A Formal Method for Optimal High-Level Casting of Heterogeneous Fixed-Point Adders and Subtractors. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 34, No. 1, pp. 52--62, January 2015.
[13]
Xydis, S., Palermo, G., Zaccaria, V., and Silvano, C. SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 34, No. 1, pp. 155--159, January 2015
Index Terms
- Hardware synthesis of high-level C constructs
Recommendations
Source-Level Compiler Optimizations for High-Level Synthesis
SEEDA-CECNSM '16: Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media ConferenceWith high-level synthesis becoming the preferred method for hardware design, tools that operate on high-level programming languages and optimize hardware output are crucial for successful synthesis. In high-level synthesis, conventional programming ...
A comprehensive estimation technique for high-level synthesis
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it accounts for all types of RT level components (FUs, buses, ...
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2015
438 pages
ISBN:9781450335515
DOI:10.1145/2801948
Copyright © 2015 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 October 2015
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
PCI '15
Acceptance Rates
PCI '15 Paper Acceptance Rate 64 of 148 submissions, 43%;
Overall Acceptance Rate 190 of 390 submissions, 49%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 37Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 16 Nov 2024
Other Metrics
Citations
Cited By
View all- Kallel EAoudni YAbid M(2017)OpenMP-Based Approach for High Level C Loops SynthesisInternational Journal of Software Innovation10.4018/IJSI.20170101015:1(1-16)Online publication date: Jan-2017
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in