research-article

Public Access

An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems

Authors:

Paolo Mantovani,

Emilio G. Cota,

Christian Pilato,

Giuseppe Di Guglielmo,

Luca P. CarloniAuthors Info & Claims

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

Article No.: 157, Pages 1 - 6

https://doi.org/10.1145/2897937.2897984

Published: 05 June 2016 Publication History

Abstract

Emerging technologies provide SoCs with fine-grained DVFS capabilities both in space (number of domains) and time (transients in the order of tens of nanoseconds). Analyzing these systems requires cycle-accurate accounting of rapidly-changing dynamics and complex interactions among accelerators, interconnect, memory, and OS. We present an FPGA-based infrastructure that facilitates such analyses for high-performance embedded systems. We show how our infrastructure can be used to first generate SoCs with loosely-coupled accelerators, and then perform design-space exploration considering several DVFS policies under full-system workload scenarios, sweeping spatial and temporal domain granularity.

References

[1]

Andersen, T. M., et al. A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS. In ISSCC Digest of Technical Papers (Feb. 2015), pp. 22--26.

[2]

Angiolini, F., et al. Contrasting a NoC and a traditional interconnect fabric with layout awareness. In DATE (Mar. 2006), pp. 124--129.

Digital Library

[3]

Arvind. Simulation is passé all future systems require FPGA prototyping. Keynote Address at Embedded System Week (ESWEEK) (Oct. 2014).

[4]

Barker, K., et al. PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual, December 2013. http://hpc.pnnl.gov/projects/PERFECT/.

[5]

Bhattacharjee, A., et al. Full-system chip multiprocessor power evaluations using fpga-based emulation. In ISLPED (Aug 2008), pp. 335--340.

Digital Library

[6]

Bogdan, P., et al. An optimal control approach to power management for multi-voltage and frequency islands multiprocessor platforms under highly variable workloads. In NOCS (May 2012), pp. 35--42.

Digital Library

[7]

Borkar, S., et al. The future of microprocessors. Communication of the ACM 54 (May 2011), 67--77.

Digital Library

[8]

Burton, E. A., et al. FIVR -- fully integrated voltage regulators on 4th generation Intel Core SoCs. In APEC (Mar. 2014), pp. 16--20.

[9]

Carloni, L. P. From latency-insensitive design to communication-based system-level design. Proceedings of the IEEE 103, 11 (Nov. 2015), 2133--2151.

[10]

Chang, L., et al. A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm2. In VLSI symp. (June 2010), pp. 55--56.

[11]

Cota, E., et al. An analysis of accelerator coupling in heterogeneous architectures. In DAC (June 2015), pp. 1--6.

Digital Library

[12]

Dally, W. J., et al. Route packets, not wires: on-chip interconnection networks. In DAC (June 2001), pp. 684--689.

Digital Library

[13]

Dasika, G., et al. DVFS in loop accelerators using BLADES. In DAC (June 2008), pp. 894--897.

Digital Library

[14]

DiBene, J. T., et al. A 400A fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors. In APEC (Feb. 2010).

[15]

Esmaeilzadeh, H., et al. Dark silicon and the end of multicore scaling. In ISCA (June 2011), pp. 365--376.

Digital Library

[16]

Herbert, S., et al. Exploiting process variability in voltage/frequency control. IEEE Trans. VLSI Systems 20, 8 (Aug. 2012), 1392--1404.

Digital Library

[17]

Horowitz, M. Computing's energy problem (and what we can do about it). In ISSCC Digest of Technical Papers (Feb. 2014), pp. 10--14.

[18]

Jevtic, R., et al. Per-core DVFS with switched-capacitor converters for energy efficiency in manycore processors. IEEE Trans. on VLSI Systems 23, 4 (Apr. 2015), 723--730.

Digital Library

[19]

Karnik, T., et al. Power management and delivery for high-performance microprocessors. In DAC (June 2013), pp. 1--3.

Digital Library

[20]

Kaxiras, S., et al. Computer Architecture Techniques for Power-Efficiency, 1st ed. Morgan and Claypool Publishers, 2008.

Digital Library

[21]

Kim, W., et al. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA (Feb. 2008), pp. 123--134.

[22]

Kornaros, G., et al. Dynamic power and thermal management of noc-based heterogeneous mpsocs. ACM Trans.s on Reconfigurable Technology and Systems 7, 1 (Feb. 2014), 1--26.

Digital Library

[23]

Mantovani, P., Guglielmo, G. D., and Carloni, L. P. High-level synthesis of accelerators in embedded scalable platforms. In ASP-DAC (Jan. 2016), pp. 204--211.

Digital Library

[24]

Park, J., et al. Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors. In ISLPED (Aug. 2010), pp. 419--424.

Digital Library

[25]

Rangan, K. K., et al. Thread motion: Fine-grained power management for multi-core systems. In ISCA (June 2009), pp. 302--313.

Digital Library

[26]

Rusu, S., et al. A 22 nm 15-Core Enterprise Xeon Processor Family. IEEE Journal of Solid-State Circuits 50, 1 (Jan. 2015), 35--48.

[27]

Salihundam, P., et al. A 2 Tb/s 6x4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS. IEEE Journal of Solid-State Circuits 46, 4 (Apr. 2011), 757--766.

[28]

Semeraro, G., et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In HPCA (2002), pp. 29--40.

Digital Library

[29]

Simunic, T., et al. Dynamic voltage scaling and power management for portable systems. In DAC (2001), pp. 524--529.

Digital Library

[30]

Strano, A., et al. A library of dual-clock FIFOs for cost-effective and flexible MPSoC design. In SAMOS (July 2010), pp. 20--27.

[31]

Sturcken, N., et al. A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer. IEEE Journal of Solid-State Circuits 48, 1 (Jan. 2013), 244--254.

[32]

Taylor, M. B. Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse. In DAC (June 2012), pp. 1131--1136.

Digital Library

[33]

Tien, K., et al. An 82%-efficient multiphase voltage-regulator 3D interposer with on-chip magnetic inductors. In VLSI symp. (June 2015), pp. 16--19.

[34]

Venkatesh, G., et al. Conservation cores: reducing the energy of mature computations. In ASPLOS (Mar. 2010), pp. 205--218.

Digital Library

[35]

Wang, N., et al. Ultra-high-Q air-core slab inductors for on-chip power conversion. In IEDM (Dec. 2014), pp. 15--17.

[36]

Wang, X., et al. Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors. In DATE (Mar. 2014), pp. 1--4.

Digital Library

[37]

White, M. A. Low power is everywhere. Synopsys Insight Newsletter (online), 2012.

Cited By

Cochet MSwaminathan KLoscalzo EZuckerman JSantos MGiri DBuyuktosunoglu AJia TBrooks DWei GShepard KCarloni LBose P(2024)BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCs2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00063(801-817)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00063
Pilato CSoldavini S(2024)Accelerator Design with High-Level SynthesisHandbook of Computer Architecture10.1007/978-981-97-9314-3_19(841-873)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_19
Prabakaran BMrazek VVasicek ZSekanina LShafique M(2023)Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323678(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323678
Show More Cited By

Recommendations

Fine-grained DVFS using on-chip regulators

Limit studies on Dynamic Voltage and Frequency Scaling (DVFS) provide apparently contradictory conclusions. On the one hand early limit studies report that DVFS is effective at large timescales (on the order of million(s) of cycles) with large scaling ...
FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications
ISVLSI '10: Proceedings of the 2010 IEEE Annual Symposium on VLSI

Embedded high performance computing applications, like for example image processing in surveillance systems, are very compute intensive due to the complexity of the algorithms. Additionally to the computing intensive data processing, the power ...
Fine-Grained Interconnect Synthesis
Regular Papers and Special Section on Field Programmable Gate Arrays (FPGA) 2015

One of the key challenges for the FPGA industry going forward is to make the task of designing hardware easier. A significant portion of that design task is the creation of the interconnect pathways between functional structures. We present a synthesis ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

June 2016

1048 pages

ISBN:9781450342360

DOI:10.1145/2897937

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

Conference

DAC '16

DAC '16: The 53rd Annual Design Automation Conference 2016

June 5 - 9, 2016

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

25
Total Citations
View Citations
411
Total Downloads

Downloads (Last 12 months)93
Downloads (Last 6 weeks)18

Reflects downloads up to 13 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Cochet MSwaminathan KLoscalzo EZuckerman JSantos MGiri DBuyuktosunoglu AJia TBrooks DWei GShepard KCarloni LBose P(2024)BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCs2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00063(801-817)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00063
Pilato CSoldavini S(2024)Accelerator Design with High-Level SynthesisHandbook of Computer Architecture10.1007/978-981-97-9314-3_19(841-873)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_19
Prabakaran BMrazek VVasicek ZSekanina LShafique M(2023)Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323678(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323678
Tibaldi MPalermo GPilato C(2022)Dynamically-Tunable Dataflow Architectures Based on Markov Queuing ModelsElectronics10.3390/electronics1104055511:4(555)Online publication date: 12-Feb-2022
https://doi.org/10.3390/electronics11040555
Mettler MRapp MKhdr HMueller-Gritschneder DHenkel JSchlichtmann U(2022)An FPGA-based Approach to Evaluate Thermal and Resource Management Strategies of Many-core ProcessorsACM Transactions on Architecture and Code Optimization10.1145/351682519:3(1-24)Online publication date: 4-May-2022
https://dl.acm.org/doi/10.1145/3516825
Pilato CSoldavini S(2022)Accelerator Design with High-Level SynthesisHandbook of Computer Architecture10.1007/978-981-15-6401-7_19-1(1-33)Online publication date: 27-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_19-1
Parravicini DConficconi DSozzo EPilato CSantambrogio M(2021)CICERO: A Domain-Specific Architecture for Efficient Regular Expression MatchingACM Transactions on Embedded Computing Systems10.1145/347698220:5s(1-24)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3476982
Baskaran SSampson J(2021)Evaluation of Tradeoffs in the Design of FPGA Fabrics Using Electrostrictive 2-D FETsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.305997929:4(691-701)Online publication date: Apr-2021
https://doi.org/10.1109/TVLSI.2021.3059979
Giri DChiu KDi Guglielmo GMantovani PCarloni L(2020)ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE48585.2020.9116317(1049-1054)Online publication date: Mar-2020
https://doi.org/10.23919/DATE48585.2020.9116317
Balkind JLim KSchaffner MGao FChirkov GLi ALavrov ANguyen TFu YZaruba FGulati KBenini LWentzlaff DLarus JCeze LStrauss K(2020)BYOCProceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3373376.3378479(699-714)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.1145/3373376.3378479
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten