Design Rule Management and its Applications in 15nm FreePDK Technology
Pages 179 - 183
Abstract
This paper reviews the industry practice of using the design rule manual (DRM) for documenting semiconductor manufacturing limitations and how these are translated to design rule check (DRC) decks. The fundamental flaws in the current paradigm are shown as well as the resulting negative impact on the industry. We will then describe a new paradigm to document and manage design rules that eliminates these flaws and closes the loop between design and manufacturing. We will illustrate the talk with application of the methodology for design rule management and checks performed during the development of the Open Cell Library (OCL) as part of the 15nm FreePDK technology.
References
[1]
Carver Mead and Lynn Conway. Introduction to VLSI systems. Vol. 1080. Reading, MA: Addison-Wesley, 1980.
[2]
Neil Weste and David Harris. CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley; 4 edition, 2010.
[3]
Y. Z. Liao and C. K. Wong. 1983. An algorithm to compact a VLSI symbolic layout with mixed constraints. In Proceedings of the 20th Design Automation Conference (DAC '83). IEEE Press, Piscataway, NJ, USA, 107--112.
[4]
Losleben, P.; Thompson, K., "Topological Analysis for VLSI Circuits," Design Automation, 1979. 16th Conference on, vol., no., pp. 461--473, 25-27 June 1979.
[5]
Smith, R.; Joy, R., "Computer aided design tools for VLSI," Solid-State Circuits Conference. Digest of Technical Papers. 1980 IEEE International, vol. XXIII, no., pp. 193--193, 13-15 Feb. 1980.
[6]
Jin-Fuw Lee, "A new framework of design rules for compaction of VLSI layouts," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 7, no. 11, pp.1195--1204, Nov 1988.
[7]
McGrath, E. J.; Whitney, T., "Design Integrity and Immunity Checking: A New Look at Layout Verification and Design Rule Checking," Design Automation, 1980. 17th Conference on, vol., no., pp. 263--268, 23-25 June 1980.
[8]
Vito Dai; Jie Yang; Norma Rodriguez; Luigi Capodieci; DRC Plus: augmenting standard DRC with pattern matching on 2D geometries. Proc. SPIE 6521, Design for Manufacturability through Design-Process Integration, 65210A (March 28, 2007).
[9]
Raina, R. What is dfm & dfy and why should i care? IEEE Test Conference, 2006. ITC'06, pp. 1--9.
[10]
Rick Merritt, Synopsys bullish despite rising chip complexity Article, EETimes designlines March 26 2013 http://www.eetimes.com/document.asp?doc_id=1280659
[11]
Kirti N Bhanushali. May 2014. Design Rule Development for FreePDK15: An Open Source Predictive Process Design Kit for 15nm FinFET Devices. Thesis, North Carolina State University. http://www.lib.ncsu.edu/resolver/1840.16/9519
[12]
Kirti Bhanushali and Rhett Davis. "FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology", ISPD 2015.
[13]
Mayler Martins, Jody Matos, Renato Ribas, Andre Reis, Guilherme Schlinker, Lucio Rech and Jens Michelsen. "Open Cell Library in 15nm FreePDK Technology", ISPD 2015.
[14]
Jody Matos, Augusto Neutzling, Renato Ribas and Andre Reis. "A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design", ISPD 2015.
Index Terms
- Design Rule Management and its Applications in 15nm FreePDK Technology
Recommendations
Open Cell Library in 15nm FreePDK Technology
ISPD '15: Proceedings of the 2015 Symposium on International Symposium on Physical DesignThis paper presents the 15nm FinFET-based Open Cell Library (OCL) and describes the challenges in the methodology while designing a standard cell library for such advanced technology node. The 15nm OCL is based on a generic predictive state-of-the-art ...
Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits
ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided designIn this tutorial we discuss concepts and techniques for the accurate and efficient modeling and extraction of interconnect parasitics in VLSI designs. Due to increasing operating frequencies, microwave-like effects will become important. Therefore ...
Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designFluctuations in intrinsic linear Vt, free of impact of parasitics, are measured for large arrays of NMOS and PMOS devices on a testchip in a 150nm logic technology. Local intrinsic σVT, free of extrinsic process, length and width variations, is random, ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
March 2015
204 pages
Copyright © 2015 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 29 March 2015
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ISPD'15
Sponsor:
ISPD'15: International Symposium on Physical Design
March 29 - April 1, 2015
California, Monterey, USA
Acceptance Rates
ISPD '15 Paper Acceptance Rate 14 of 37 submissions, 38%;
Overall Acceptance Rate 62 of 172 submissions, 36%
Upcoming Conference
ISPD '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 158Total Downloads
- Downloads (Last 12 months)14
- Downloads (Last 6 weeks)3
Reflects downloads up to 18 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in