Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/2554688.2554737acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
poster

Exploring duty cycle distortions along signal paths in FPGAs (abstract only)

Published: 26 February 2014 Publication History

Abstract

Non-trivial hardware architectures consist of a significant number of fine-grained modules that communication with each other via dedicated signal lines. In field-programmable gate arrays (FPGAs), these communication lines are provided in forms of global vertical and horizontal routing channels, and are subject to the routing process. Since the effects of physical properties on the signal skew along these lines is well understood, this paper investigates the observable effects on a signal's duty cycle. Practical experiments show that the distortion on the duty cycle progressively increases along such wires (connections) and that in the extreme case, a signal may entirely vanish.

Index Terms

  1. Exploring duty cycle distortions along signal paths in FPGAs (abstract only)

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    FPGA '14: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
    February 2014
    272 pages
    ISBN:9781450326711
    DOI:10.1145/2554688
    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 26 February 2014

    Check for updates

    Author Tags

    1. duty cycle
    2. fpga
    3. routing
    4. signal path

    Qualifiers

    • Poster

    Conference

    FPGA'14
    Sponsor:

    Acceptance Rates

    FPGA '14 Paper Acceptance Rate 30 of 110 submissions, 27%;
    Overall Acceptance Rate 125 of 627 submissions, 20%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 0
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 21 Nov 2024

    Other Metrics

    Citations

    View Options

    Login options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media