Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture and design flow

Published: 01 October 2013 Publication History

Abstract

Systems on chip (SOC) contain multiple concurrent applications with different time criticality (firm, soft, non real-time). As a result, they are often developed by different teams or companies, with different models of computation (MOC) such as dataflow, Kahn process networks (KPN), or time-triggered (TT). SOC functionality and (real-time) performance is verified after all applications have been integrated.
In this paper we propose the CompSOC platform and design flows that offers a virtual execution platform per application, to allow independent design, verification, and execution. We introduce the composability and predictability concepts, why they help, and how they are implemented in the different resources of the CompSOC architecture. We define a design flow that allows real-time cyclo-static dataflow (CSDF) applications to be automatically mapped, verified, and executed. Mapping and analysis of KPN and TT applications is not automated but they do run composably in their allocated virtual platforms.
Although most of the techniques used here have been published in isolation, this paper is the first comprehensive overview of the CompSOC approach. Moreover, three new case studies illustrate all claimed benefits: 1) An example firm-real-time CSDF H.263 decoder is automatically mapped and verified. 2) Applications with different models of computation (CSDF and TT) run composably. 3) Adaptive soft-real-time applications execute composably and can hence be verified independently by simulation.

References

[1]
L. Abeni and G. Buttazzo. Integrating multimedia applications in hard real-time systems. In Proc. of the IEEE Real-Time Systems Symposium, 1998.
[2]
L. Abeni, L. Palopoli, C. Scordino, and G. Lipari. Resource reservations for general purpose applications. IEEE Trans. Industrial Informatics, 5(1): 12--21, 2009.
[3]
B. Akesson, K. Goossens, and M. Ringhofer. Predator: A predictable SDRAM memory controller. In Int'l. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pages 251--256, Oct. 2007.
[4]
B. Akesson, A. Hansson, and K. Goossens. Composable resource sharing based on latency-rate servers. In Proc. Euromicro Symposium on Digital System Design (DSD), pages 547--555, Aug. 2009.
[5]
B. Akesson, W. Hayes Jr., and K. Goossens. Automatic generation of efficient predictable memory patterns. In Proc. Int'l. Conf. on Embedded and Real-Time Computing Systems and Applications (RTCSA), volume 1, pages 177--184. Aug. 2011.
[6]
B. Akesson, A. Molnos, A. Hansson, J. Ambrose Angelo, and K. Goossens. Composability and predictability for independent application development, verification, and execution. In M. Hübner and J. Becker, editors, Multiprocessor System-on-Chip --- Hardware Design and Tool Integration, Circuits and Systems, chapter 2, pages 25--56. Springer, Nov. 2010.
[7]
A. Andrei, P. Eles, Z. Peng, and J. Rosen. Predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proc. Int'l. Conf. on VLSI Design, pages 103--110. 2008.
[8]
Avionics Application Software Standard Interface. ARINC Specification 653, Jan. 1997.
[9]
A. Beyranvand Nejad, A. Molnos, and K. Goossens. A unified execution model for data-driven applications on a composable MPSoC. In Proc. Euromicro Symposium on Digital System Design (DSD), pages 818--822, Aug. 2011.
[10]
G. Bilsen, M. Engels, R. Lauwereins, and J. PeperStaete. Cyclo-static data flow. In Int'l. Conf. on Acoustics, Speech, and Signal Processing (ICASSP), volume 5, pages 3255--3258, 1995.
[11]
E. Bini, G. Buttazzo, J. Eker, S. Schorr, R. Guerra, G. Fohler, K.-E. Arzen, V. Romero Segovia, and C. Scordino. Resource management on multicore systems: The ACTORS approach. Proc. Microarchitecture (MICRO), 31(1): 72--81, May-June 2011.
[12]
R. Bril. Towards pragmatic solutions for two-level hierarchical scheduling: A basic approach for independent applications. CS-report 07/19, Technische Universiteit Eindhoven, The Netherlands, 2007.
[13]
G. C. Buttazzo, E. Bini, and Y. Wu. Partitioning real-time applications over multicore reservations. IEEE Trans. Industrial Informatics, 7(2): 302--315, 2011.
[14]
K. Goossens and A. Hansson. The Aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Proc. Design Automation Conf. (DAC), pages 306--311, June 2010.
[15]
A. Hansson, B. Akesson, and J. van Meerbergen. Multi-Processor Programming in the Embedded System Curriculum. In Workshop on Embedded Systems Education (WESE), Oct. 2008.
[16]
A. Hansson, M. Ekerhult, A. Molnos, A. Milutinovic, A. Nelson, J. Ambrose, and K. Goossens. Design and implementation of an operating system for composable processor sharing. Microprocessors and Microsystems (MICPRO), 35(2): 246--260, Mar. 2011. Special issue on Network-on-Chip Architectures and Design Methodologies.
[17]
A. Hansson, K. Goossens, M. Bekooij, and J. Huisken. CoMPSoC: A template for composable and predictable multi-processor system on chips. ACM Trans. on Design Automation of Electronic Systems (TODAES), 14(1): 1--24, 2009.
[18]
G. Heiser and B. Leslie. The OKL4 Microvisor: Convergence point of microkernels and hypervisors. In Proc. Asia-Pacific Workshop on Systems, pages 19--24, Aug 2010.
[19]
H. Kopetz. Real-Time Systems: Design Principles for Distributed Embedded Applications. Springer, 2011.
[20]
J. J. Labrosse. Microc/OS-II. R & D Books, 2nd edition, 1998.
[21]
J. W. Lee and K. Asanovic. Meterg: Measurement-based end-to-end performance estimation technique in qos-capable multiprocessors. Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 135--147, 2006.
[22]
A. Lele, O. Moreira, and P. Cuijpers. Dataflow based temporal analysis for TDM. In Proc. ACM Int'l. Conf. on Embedded software (EMSOFT), 2012.
[23]
B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee. Predictable programming on a precision timed architecture. In Proc. Int'l. Conf. on Compilers, architectures and synthesis for embedded systems (CASES), pages 137--146, 2008.
[24]
A. Massa. Embedded Software Development with eCos. Prentice Hall Professional Technical Reference, 2002.
[25]
S. Matic and T. A. Henzinger. Trading end-to-end latency for composability. Proc. of the IEEE Int'l. Real-Time Systems Symposium (RTSS), 0: 99--110, 2005.
[26]
J. Maurice Meijer, de Gyvez and R. Otten. On-chip digital power supply control for system-on-chip applications. In Proc. Int'l. Symposium on Low Power Electronics and Design (ISLPED), Nov. 2005.
[27]
C. W. Mercer, S. Savage, and H. Tokuda. Processor capacity reserves for multimedia operating systems. In Proc. IEEE Int'l. Conf. on multimedia computing and systems, May 1994.
[28]
A. K. Mok and A. X. Feng. Real-time virtual resource: A timely abstraction for embedded systems. In Proc. Int'l. Conf. on Embedded Software (EMSOFT), pages 182--196, 2002.
[29]
O. Moreira. Temporal Analysis of Hard Real-Time Radios on a Multi-Processor. PhD thesis, Eindhoven university of technology, Jan. 2012.
[30]
A. Nelson, A. Molnos, and K. Goossens. Composable power management with energy and power budgets per application. In Proc. Int'l. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS), pages 396--403, July 2011.
[31]
A. Nelson, A. Molnos, A. B. Nejad, D. Mirzoyan, S. Cotofana, and K. Goossens. Embedded computer architecture laboratory: A hands-on experience programming embedded systems with resource and energy constraints. In Workshop on Embedded Systems Education (WESE), Oct. 2012.
[32]
F. Nemati, M. Behnam, and T. Nolte. Independently-developed real-time systems on multi-cores with shared resources. In Proc. Euromicro Conf. on Real-Time Systems (ECRTS), 2011.
[33]
K. J. Nesbit, J. E. Smith, M. Moreto, F. J. Cazorla, A. Ramirez, and M. Valero. Multicore resource management. Proc. Microarchitecture (MICRO), 28(3): 6--16, May-June 2008.
[34]
A. Nieuwland, J. Kang, O. P. Gangwal, R. Sethuraman, N. Busá, K. Goossens, R. Peset Llopis, and P. Lippens. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. ACM Transactions on Design Automation for Embedded Systems, 7(3): 233--270, 2002.
[35]
A. Schranzhofer, R. Pellizzoni, J.-J. Chen, L. Thiele, and M. Caccamo. Worst-case response time analysis of resource access models in multi-core systems. In Proc. Design Automation Conf. (DAC), pages 332--337, 2010.
[36]
L. Sha, T. Abdelzaher, K.-E. Arzén, A. Cervin, T. Baker, A. Burns, G. Buttazzo, M. Caccamo, J. Lehoczky, and A. K. Mok. Real time scheduling theory: A historical perspective. Real-Time Systems, 28: 101--155, November 2004.
[37]
I. Shin et al. Periodic resource model for compositional real-time guarantees. In Proc. of the IEEE Int'l. Real-Time Systems Symposium (RTSS), 2003.
[38]
F. Siyoum, B. Akesson, S. Stuijk, K. Goossens, and H. Corporaal. Resource-efficient real-time scheduling using credit-controlled static-priority arbitration. In Proc. Int'l. Conf. on Embedded and Real-Time Computing Systems and Applications (RTCSA), volume 1, pages 309--318. Aug. 2011.
[39]
S. Stuijk, T. Basten, M. Geilen, and H. Corporaal. Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In Proc. Design Automation Conf. (DAC), pages 777--782, 2007.
[40]
S. Stuijk, M. Geilen, and T. Basten. SDF3: SDF For Free. In Proc. Int'l. Conf. on Application of Concurrency to System Design (ACSD), pages 276--278, 2006.
[41]
S. Stuijk, M. Geilen, and T. Basten. A predictable multiprocessor design flow for streaming applications with dynamic behaviour. In Proc. Euromicro Symposium on Digital System Design (DSD), 2010.
[42]
P. Vivet, E. Beigne, H. Lebreton, and N.-E. Zergainoh. On line power optimization of data flow multi-core architecture based on vdd-hopping for local DVFS. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. Springer, 2011.
[43]
R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The worst-case execution-time problem - Overview of methods and survey of tools. ACM Trans. Embed. Comput. Sys., 7: 36:1--36:53, May 2008.
[44]
R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Journal of Computer Aided Design, 28(7): 966--978, 2009.
[45]
J. Wolf, M. Gerdes, F. Kluge, S. Uhrig, J. Mische, S. Metzlaff, C. Rochange, H. Cassé, P. Sainrat, and T. Ungerer. Rtos support for parallel execution of hard real-time applications on the merasa multi-core processor. In Proc. IEEE Int'l. Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC), pages 193--201, 2010.

Cited By

View all
  • (2024)Predictable Multi-Core Implementation of Multi-Rate Sensor Fusion for High-Precision Positioning Systems2024 American Control Conference (ACC)10.23919/ACC60939.2024.10644161(4485-4492)Online publication date: 10-Jul-2024
  • (2024)Introduction to the Special Issue on Automotive CPS Safety & Security: Part 2ACM Transactions on Cyber-Physical Systems10.1145/36502108:2(1-17)Online publication date: 8-Mar-2024
  • (2023)Introduction to the Special Issue on Automotive CPS Safety & Security: Part 1ACM Transactions on Cyber-Physical Systems10.1145/35799867:1(1-6)Online publication date: 22-Mar-2023
  • Show More Cited By

Index Terms

  1. Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture and design flow

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image ACM SIGBED Review
      ACM SIGBED Review  Volume 10, Issue 3
      October 2013
      50 pages
      EISSN:1551-3688
      DOI:10.1145/2544350
      Issue’s Table of Contents

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 01 October 2013
      Published in SIGBED Volume 10, Issue 3

      Check for updates

      Qualifiers

      • Research-article

      Funding Sources

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)17
      • Downloads (Last 6 weeks)3
      Reflects downloads up to 09 Nov 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)Predictable Multi-Core Implementation of Multi-Rate Sensor Fusion for High-Precision Positioning Systems2024 American Control Conference (ACC)10.23919/ACC60939.2024.10644161(4485-4492)Online publication date: 10-Jul-2024
      • (2024)Introduction to the Special Issue on Automotive CPS Safety & Security: Part 2ACM Transactions on Cyber-Physical Systems10.1145/36502108:2(1-17)Online publication date: 8-Mar-2024
      • (2023)Introduction to the Special Issue on Automotive CPS Safety & Security: Part 1ACM Transactions on Cyber-Physical Systems10.1145/35799867:1(1-6)Online publication date: 22-Mar-2023
      • (2023)A RISC-V based platform supporting mixed timing-critical and high performance workloads2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00094(650-659)Online publication date: 6-Sep-2023
      • (2022)Embedded Microprocessor Extension Design and Optimization for Real-Time Edge ComputingWireless Communications & Mobile Computing10.1155/2022/57051842022Online publication date: 1-Jan-2022
      • (2022)Partition window assignment in hierarchically scheduled time-partitioned distributed real-time systems with multipath flowsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102671130:COnline publication date: 1-Sep-2022
      • (2021)PIMP My Many-Core: Pipeline-Integrated Message PassingInternational Journal of Parallel Programming10.1007/s10766-020-00685-949:4(487-505)Online publication date: 1-Aug-2021
      • (2020)Multi-core Devices for Safety-critical SystemsACM Computing Surveys10.1145/339866553:4(1-38)Online publication date: 3-Aug-2020
      • (2020)ANDRESTA: An Automated NoC-Based Design Flow for Real-Time Streaming Applications2020 CSI/CPSSI International Symposium on Real-Time and Embedded Systems and Technologies (RTEST)10.1109/RTEST49666.2020.9140136(1-8)Online publication date: Jun-2020
      • (2020)Scheduling directed acyclic graphs with optimal duplication strategy on homogeneous multiprocessor systemsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2019.12.012138:C(115-127)Online publication date: 1-Apr-2020
      • Show More Cited By

      View Options

      Get Access

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media