Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/2491899.2465560acmconferencesArticle/Chapter ViewAbstractPublication PagescpsweekConference Proceedingsconference-collections
research-article

BLog: block-level log-block management for NAND flash memorystorage systems

Published: 20 June 2013 Publication History

Abstract

Log-block-based FTL (Flash Translation Layer) schemes have been widely used to manage NAND flash memory storage systems in industry. In log-block-based FTLs, a few physical blocks called log blocks are used to hold all page updates from a large amount of data blocks. Frequent page updates in log blocks introduce big overhead so log blocks become the system bottleneck.
To address this problem, this paper presents a block-level log-block management scheme called BLog (Block-level Log-Block Management). In BLog, with the block level management, the update pages of a data block can be collected together and put into the same log block as much as possible; therefore, we can effectively reduce the associativities of log blocks so as to reduce the garbage collection overhead. We also propose a novel partial merge operation called reduced-order merge by which we can effectively postpone the garbage collection of log blocks so as to maximally utilize valid pages and reduce unnecessary erase operations in log blocks. Based on BLog, we design an FTL called BLogFTL for MLC NAND flash. We conduct experiments on a mixture of real-world and synthetic traces. The experimental results show that our scheme outperforms the previous log-block-based FTLs for MLC NAND flash.

References

[1]
OLTP trace from umass trace repository. http://traces.cs.umass.edu/index.php/Storage/Storage}.
[2]
Samsung Electronics. K9LBG08U0M(v1.0)-32GB DDP MLC data sheet. http://www.samsung.com.
[3]
Samsung Electronics. Page program addressing for MLC {NAND} application note. http://www.samsung.com, 200
[4]
Diskmon for windows v2.01. http://technet.microsoft.com /en-us/sysinternals/bb896646.aspx, 2010.
[5]
A. Birrell, M. Isard, C. Thacker, and T. Wobber. A design for high-performance flash disks. ACM SIGOPS Operating Systems Review, 41(2):88--93, April 2007.
[6]
H. Cho, D. Shin, and Y. I. Eom. KAST: K-associative sector translation for NAND flash memory in real-time systems. In DATE '09, pages 507--512, April 2009.
[7]
S. Choudhuri and T. Givargis. Performance improvement of block based NAND flash translation layer. In CODES+ISSS '07, pages 257--262, 2007.
[8]
S. Choudhuri and T. Givargis. Deterministic service guarantees for NAND flash using partial block cleaning. In CODES+ISSS '08, pages 19--24, October 2008.
[9]
Y.-S. Chu, J.-W. Hsieh, Y.-H. Chang, and T.-W. Kuo. A set-based mapping strategy for flash-memory reliability enhancement. In DATE '09, pages 405--410, 2009.
[10]
S. Corporation. Samsung electronics. samsung K9G4G08U0A(v1.0)-4GB MLC NAND Flash data sheet. September 2006.
[11]
A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09, pages 229--240, March 2009.
[12]
J.-W. Hsieh, T.-W. Kuo, P.-L. Wu, and Y.-C. Huang. Energy-efficient and performance-enhanced disks using flash-memory cache. In ISLPED '07, pages 334--339, 2007.
[13]
J. Hu, W.-C. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E.-M. Sha. Write activity minimization for nonvolatile main memory via scheduling and recomputation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):584--592, 2011.
[14]
J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha. Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In DAC '10, pages 350--355, New York, NY, USA, 2010. ACM.
[15]
J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha. Minimizing write activities to non-volatile memory via scheduling and recomputation. In SASP '10, pages 101--106. IEEE, 2010.
[16]
P.-C. Huang, Y.-H. Chang, T.-W. Kuo, J.-W. Hsieh, and M. Lin. The behavior analysis of flash-memory storage systems. In ISORC '08, pages 529--534, 2008.
[17]
J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. A superblock-based flash translation layer for NAND flash memory. In EMSOFT '06, pages 161--170, October 2006.
[18]
J. Kim, J. M. Kim, S. H.Hoh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for compactflash system. IEEE Transactions on Consumer Electronics, 48(2):366--375, May 2002.
[19]
T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special issues in flash. In ICCAD '08, pages 821--826, Nov. 2008.
[20]
B. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger. Phase-change technology and the future of main memory. Micro, IEEE, 30(1):143 --143, Jan. 2010.
[21]
S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems}, 6(3):18, 2007.
[22]
C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems, 7(4):1--23, 2008.
[23]
Z. Qin, Y. Wang, D. Liu, and Z. Shao. Demand-based block-level address mapping in large-scale NAND flash storage systems. In CODES+ISSS'10, pages 173--182, 2010.
[24]
Z. Qin, Y. Wang, D. Liu, and Z. Shao. A two-level caching mechanism for demand-based page-level address mapping in NAND flash memory storage systems. In RTAS '11, 2011.
[25]
Z. Qin, Y. Wang, D. Liu, Z. Shao, and Y. Guan. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems. In DAC '11, pages 17 --22, 2011.
[26]
Y. Wang, D. Liu, M. Wang, Z. Qin, Z. Shao, and Y. Guan. RNFTL: a reuse-aware {NAND} flash translation layer for flash memory. In LCTES'10, pages 163--172, 2010.
[27]
C.-H. Wu and T.-W. Kuo. An adaptive two-level management for the flash translation layer in embedded systems. In ICCAD '06, pages 601--606, November 2006.
[28]
P.-L. Wu, Y.-H. Chang, and T.-W. Kuo. A file-system-aware ftl design for flash-memory storage systems. In DATE '09, pages 393--398, 2009.
[29]
C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li. Emerging non-volatile memories: opportunities and challenges. In CODES+ISSS '11, pages 325--334, New York, NY, USA, 2011. ACM.
[30]
P. Zhou, Y. Du, Y. Zhang, and J. Yang. Fine-grained QoS scheduling for pcm-based main memory systems. In IPDPS '2010, pages 1--12, apr. 2010.
[31]
P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In ISCA '09, pages 14--23, 2009.

Cited By

View all
  • (2018)DIDACacheACM Transactions on Storage10.1145/320341014:3(1-32)Online publication date: 31-Oct-2018
  • (2016)Image-Content-Aware I/O Optimization for Mobile VirtualizationACM Transactions on Embedded Computing Systems10.1145/295005916:1(1-24)Online publication date: 13-Oct-2016
  • (2016)An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage SystemsACM Transactions on Design Automation of Electronic Systems10.1145/294765822:1(1-22)Online publication date: 13-Dec-2016
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
LCTES '13: Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
June 2013
184 pages
ISBN:9781450320856
DOI:10.1145/2491899
  • cover image ACM SIGPLAN Notices
    ACM SIGPLAN Notices  Volume 48, Issue 5
    LCTES '13
    May 2013
    165 pages
    ISSN:0362-1340
    EISSN:1558-1160
    DOI:10.1145/2499369
    Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 June 2013

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. FTL (flash translation layer)
  2. NAND flash memory
  3. garbage collection
  4. log block
  5. response time

Qualifiers

  • Research-article

Conference

LCTES '13

Acceptance Rates

LCTES '13 Paper Acceptance Rate 16 of 60 submissions, 27%;
Overall Acceptance Rate 116 of 438 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 18 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2018)DIDACacheACM Transactions on Storage10.1145/320341014:3(1-32)Online publication date: 31-Oct-2018
  • (2016)Image-Content-Aware I/O Optimization for Mobile VirtualizationACM Transactions on Embedded Computing Systems10.1145/295005916:1(1-24)Online publication date: 13-Oct-2016
  • (2016)An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage SystemsACM Transactions on Design Automation of Electronic Systems10.1145/294765822:1(1-22)Online publication date: 13-Dec-2016
  • (2016)Data Allocation with Minimum Cost under Guaranteed Probability for Multiple Types of MemoriesJournal of Signal Processing Systems10.1007/s11265-015-0985-584:1(151-162)Online publication date: 1-Jul-2016
  • (2015)Lazy-RTGCACM Transactions on Design Automation of Electronic Systems10.1145/274623620:3(1-32)Online publication date: 24-Jun-2015
  • (2015)Virtual Machine Image Content Aware I/O Optimization for Mobile VirtualizationProceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems10.1109/HPCC-CSS-ICESS.2015.90(1031-1036)Online publication date: 24-Aug-2015
  • (2015)MaCACHJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2015.03.00161:3(157-171)Online publication date: 1-Mar-2015
  • (2014)SCFTL: An efficient caching strategy for page-level flash translation layer2014 International Computer Science and Engineering Conference (ICSEC)10.1109/ICSEC.2014.6978234(421-426)Online publication date: Jul-2014
  • (2014)Optimizing random write performance of FAST FTL for NAND flash memory面向NAND闪存的FAST闪存转换层随机写性能优化Science China Information Sciences10.1007/s11432-014-5157-x58:3(1-14)Online publication date: 3-Dec-2014
  • (2013)DHeatingProceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis10.5555/2555692.2555699(1-10)Online publication date: 29-Sep-2013
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media