Article

Free access

Variable voltage scheduling

Authors:

Salil Raje,

Majid SarrafzadehAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 9 - 14

https://doi.org/10.1145/224081.224084

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

L. S. Nielsen and J. Sparso, "Low-Power Operation Using Self-Timed Circuits and Adaptive Scaling of the Supply Voltage", Proc. of the International Workshop on Low Power Design, April 1994, pp. 99-104.

Digital Library

Google Scholar

[2]

L. S. Nielsen, C. Niessen, J. Sparso, and K. V. Berkel, "Low-Power Operation Using Self-Timed Circuits and Adaptive Scaling of the Supply Voltage", IEEE transactions on VLSI Systems, Vol. 2, No. 4, December 1994, pp. 391-397.

Digital Library

Google Scholar

[3]

A. Chandrakasan, S. Sheng, and R. Brodersen," Lowpower CMOS Digital Design", IEEE Journal of Solidstate circuit, April 1992, pp. 473-484.

Crossref

Google Scholar

[4]

J. Monteiro, A. Devadas, and A. Ghosh, "Retiming Sequential Circuits for Low Power," Proc. of the IEEE ICCAD-93, November 1993, pp. 398-402.

Digital Library

Google Scholar

[5]

M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-Based Sequential Logic Optimization for Low Power", IEEE transactions on VLSI Systems, Vol. 2, No. 4, December 1994, pp. 426-436.

Digital Library

Google Scholar

[6]

K. Roy and S. Prasad, "SYCLOP: Synthesis of CMOS Logic for Low Power Applications", Proc. of the International Conference on Computer Design: VLSI in Computers and Processors, October 1992, pp. 464- 467.

Digital Library

Google Scholar

[7]

R. A. Walker and R. Camposano, "A Survey of High- Level Synthesis Systems". Kluwer, MA, 1991.

Google Scholar

[8]

A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Optimizing Power Using Transformations", Transcript of the journal paper (not yet published).

Google Scholar

Cited By

View all

Bhowmick SChoi BLi C(2018)Human Interaction with Graphs: A Visual Querying PerspectiveSynthesis Lectures on Data Management10.2200/S00855ED1V01Y201805DTM04710:2(1-208)Online publication date: 8-Aug-2018
https://doi.org/10.2200/S00855ED1V01Y201805DTM047
Bhowmick SChua HChoi BDyreson C(2017)VISUAL: Simulation of Visual Subgraph Query Formulation to Enable Automated Performance BenchmarkingIEEE Transactions on Knowledge and Data Engineering10.1109/TKDE.2017.269039229:8(1765-1778)Online publication date: 1-Aug-2017
https://doi.org/10.1109/TKDE.2017.2690392
Xu TPotkonjak M(2016)Pipelining for dual supply voltages2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2016.7833419(9-16)Online publication date: Sep-2016
https://doi.org/10.1109/PATMOS.2016.7833419
Show More Cited By

Index Terms

Variable voltage scheduling

Recommendations

Multivoltage scheduling with voltage-partitioned variable storage
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design

Multivoltage scheduling (MVS) for datapaths offers the energy savings of voltage scaling on a per-operation basis with a voltage aware operator scheduling. This work investigates the effect of using multivoltage register file storage in operator graph ...
Variable voltage task scheduling algorithms for minimizing energy/power

In this paper, we propose variable voltage task scheduling algorithms that minimize energy or minimize peak power for the case when the task arrival times, deadline times, execution times, periods, and switching activities are given. We consider ...
Voltage scheduling problem for dynamically variable voltage processors
ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and design

This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

140
Total Citations
View Citations
794
Total Downloads

Downloads (Last 12 months)43
Downloads (Last 6 weeks)8

Reflects downloads up to 26 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bhowmick SChoi BLi C(2018)Human Interaction with Graphs: A Visual Querying PerspectiveSynthesis Lectures on Data Management10.2200/S00855ED1V01Y201805DTM04710:2(1-208)Online publication date: 8-Aug-2018
https://doi.org/10.2200/S00855ED1V01Y201805DTM047
Bhowmick SChua HChoi BDyreson C(2017)VISUAL: Simulation of Visual Subgraph Query Formulation to Enable Automated Performance BenchmarkingIEEE Transactions on Knowledge and Data Engineering10.1109/TKDE.2017.269039229:8(1765-1778)Online publication date: 1-Aug-2017
https://doi.org/10.1109/TKDE.2017.2690392
Xu TPotkonjak M(2016)Pipelining for dual supply voltages2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2016.7833419(9-16)Online publication date: Sep-2016
https://doi.org/10.1109/PATMOS.2016.7833419
Xu TPotkonjak M(2016)Retiming and dual-supply voltage based energy optimization for DSP applications2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)10.1109/ICASSP.2016.7471837(1055-1059)Online publication date: Mar-2016
https://doi.org/10.1109/ICASSP.2016.7471837
P.-Vaisband IJakushokas RPopovich MMezhiba AKöse SFriedman EVaisband IJakushokas RPopovich MMezhiba AKöse SFriedman E(2016)Decoupling Capacitors for Multi-Voltage Power Distribution SystemsOn-Chip Power Delivery and Management10.1007/978-3-319-29395-0_42(651-674)Online publication date: 27-Apr-2016
https://doi.org/10.1007/978-3-319-29395-0_42
P.-Vaisband IJakushokas RPopovich MMezhiba AKöse SFriedman EVaisband IJakushokas RPopovich MMezhiba AKöse SFriedman E(2016)On-Chip Power Grids with Multiple Supply VoltagesOn-Chip Power Delivery and Management10.1007/978-3-319-29395-0_41(619-650)Online publication date: 27-Apr-2016
https://doi.org/10.1007/978-3-319-29395-0_41
Zhang ZChen DDai SCampbell K(2015)High-level Synthesis for Low-power DesignIPSJ Transactions on System LSI Design Methodology10.2197/ipsjtsldm.8.128(12-25)Online publication date: 2015
https://doi.org/10.2197/ipsjtsldm.8.12
ABE SSHI YUSAMI KYANAGISAWA MTOGAWA N(2013)Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply VoltagesIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E96.A.2597E96.A:12(2597-2611)Online publication date: 2013
https://doi.org/10.1587/transfun.E96.A.2597
Hyman RRanganathan NBingel TVo D(2013)A clock control strategy for peak power and RMS current reduction using path clusteringIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2012.218698921:2(259-269)Online publication date: 1-Feb-2013
https://dl.acm.org/doi/10.1109/TVLSI.2012.2186989
Loke WHa YCompton KHutchings B(2012)Power-aware FPGA technology mapping for programmable-VT architectures (abstract only)Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays10.1145/2145694.2145750(268-268)Online publication date: 22-Feb-2012
https://dl.acm.org/doi/10.1145/2145694.2145750
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multivoltage scheduling with voltage-partitioned variable storage

Variable voltage task scheduling algorithms for minimizing energy/power

Voltage scheduling problem for dynamically variable voltage processors