research-article

Open access

Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system

Authors:

Kanit Therdsteerasukdi,

M. Frank Chang,

Glenn ReinmanAuthors Info & Claims

ACM Transactions on Architecture and Code Optimization (TACO), Volume 8, Issue 4

Article No.: 51, Pages 1 - 19

https://doi.org/10.1145/2086696.2086730

Published: 26 January 2012 Publication History

Abstract

Smartphones and tablets are becoming more and more powerful, replacing desktops and laptops as the users' main computing system. As these systems support higher and higher resolutions with more complex 3D graphics, a high-throughput and low-power memory system is essential for the mobile GPU. In this article, we propose to improve throughput/watt in a mobile GPU memory system by using intelligent scheduling to reduce power and multi-band radio frequency interconnect (MRF-I) to offset any throughput degradation caused by our intelligent scheduling. Overall, we are able to improve throughput 17% up to 66% while increasing throughput per watt by an average of 18% up to 26%.

References

[1]

Attila, 2011. ATTILA traces. http://attila.ac.upc.edu/traceList/.

[2]

Byun, G., Kim, Y., Kim, J., Tam, S., Hsieh, H., Wu, P., Jou, C., Cong, J., Reinman, G., and Chang, M. F. 2011. An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using bidirectional and simultaneous dual (baseband and RF-band) signaling. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488--490.

[3]

Cadence, 2011. Cadence Virtuoso Spectre circuit simulator. http://www.cadence.com/products/rf/spectre_circuit/pages/default.aspx

[4]

Chang, M. F., Verbauwhede, I., Chien, C., Xu, Z., Kim, J., Ko, J., Gu, Q., and Lai, B. 2005. Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications. In IEEE Trans. Electron Devices 52, 7, 1271--1285.

[5]

del Barrio, V., Gonzalez, C., Roca, J., and Fernandez, A. 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231--241.

[6]

Diniz, B., Guedes, D., Meira, Jr., W., and Bianchini, R. 2007. Limiting the power consumption of main memory. In Proceedings of the 34th International Symposium on Computer Architecture. 290--301.

Digital Library

[7]

Eckert, R. E. 2008. Page streams sorter for DRAM systems. Assignee NVIDIA Corporation, United States Patent 7, 376, 803.

[8]

Fan, X., Ellis, C., and Lebeck, A. 2001. Memory controller policies for DRAM power management. In Proceedings of the International Symposium on Low Power Electronics and Design. 129--134.

Digital Library

[9]

Huang, H., Shin, K. G., Lefurgy, C., and Keller, T. 2005. Improving energy efficiency by making DRAM less randomly accessed. In Proceedings of the International Symposium on Low Power Electronics and Design. 393--398.

Digital Library

[10]

Ko, J., Kim, J., Xu, Z., Gu, Q., Chien, C., and Chang, M. F. 2005. An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338--602.

[11]

Kundert, K. 1999. Introduction to RF simulation and its application. IEEE J. Solid-State Circuits 34, 9, 1298--1319.

[12]

Micron, 2009. Micron. 1Gb: x16,x32 mobile LPDDR SDRAM features. http://www.micron.com/products/dram/mobile_lpdram.html

[13]

Mutlu, O. and Moscibroda, T. 2008. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM Systems. In Proceedings of the 36th International Symposium on Computer Architecture.

Digital Library

[14]

Moya, V., Gonzalez, C., Roca, J., Fernandez, A., and Espasa, R. 2005. Shader performance analysis on a modern GPU architecture. In Proceedings of the 38th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO '05). 355--364.

Digital Library

[15]

Rixner, S., Dally, W. J., Kapasi, U. J., Mattson, P., and Owens, J. D. 2000. Memory access scheduling. In Proceedings of the 27th International Symposium on Computer Architecture.

Digital Library

[16]

Shao, J. and Davis, B. T. 2007. A burst scheduling access reordering mechanism," In Proceedings of the IEEE 13^th International Symposium on High Performance Computer Architecture. 285--294.

Digital Library

[17]

Wang, D., Ganesh, B., Tuaycharoen, N., Baynes, K., Jaleel, A., and Jacob, B. 2005. Dramsim: a memory-system simulator. ACM SIGARCH Comput. Architec. News 33, 4, 100--107.

Digital Library

[18]

Zheng, H., Lin, J., Zhang, Z., Gorbatov, E., David, H., and Zhu, Z. 2008. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture. 210--221.

Digital Library

Cited By

Kim YLee YMoon B(2017)A study of partitioned DIMM tree management for multimedia server systemsMultimedia Tools and Applications10.1007/s11042-016-3382-676:17(17937-17954)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1007/s11042-016-3382-6
Delimitrou CKozyrakis C(2016)HCloudACM SIGARCH Computer Architecture News10.1145/2980024.287236544:2(473-488)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2980024.2872365
Delimitrou CKozyrakis C(2016)HCloudACM SIGOPS Operating Systems Review10.1145/2954680.287236550:2(473-488)Online publication date: 25-Mar-2016
https://doi.org/10.1145/2954680.2872365
Show More Cited By

Index Terms

Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Hardware
  1. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory

Recommendations

Power management of hybrid DRAM/PRAM-based main memory
DAC '11: Proceedings of the 48th Design Automation Conference

Hybrid main memory consisting of DRAM and non-volatile memory is attractive since the non-volatile memory can give the advantage of low standby power while DRAM provides high performance and better active power. In this work, we address the power ...
Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities
PACT '16: Proceedings of the 2016 International Conference on Parallel Architectures and Compilation

Processing data in or near memory (PIM), as opposed to in conventional computational units in a processor, can greatly alleviate the performance and energy penalties of data transfers from/to main memory. Graphics Processing Unit (GPU) architectures and ...
Data Placement Optimization in GPU Memory Hierarchy using Predictive Modeling
MCHPC'18: Proceedings of the Workshop on Memory Centric High Performance Computing

Modern supercomputers often use Graphic Processing Units (or GPUs) to meet the ever-growing demands for high performance computing. GPUs typically have a complex memory architecture with various types of memories and caches, such as global memory, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Architecture and Code Optimization

ACM Transactions on Architecture and Code Optimization Volume 8, Issue 4

Special Issue on High-Performance Embedded Architectures and Compilers

January 2012

765 pages

ISSN:1544-3566

EISSN:1544-3973

DOI:10.1145/2086696

Issue’s Table of Contents

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 January 2012

Accepted: 01 November 2011

Revised: 01 October 2011

Received: 01 June 2011

Published in TACO Volume 8, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
500
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)2

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Kim YLee YMoon B(2017)A study of partitioned DIMM tree management for multimedia server systemsMultimedia Tools and Applications10.1007/s11042-016-3382-676:17(17937-17954)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1007/s11042-016-3382-6
Delimitrou CKozyrakis C(2016)HCloudACM SIGARCH Computer Architecture News10.1145/2980024.287236544:2(473-488)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2980024.2872365
Delimitrou CKozyrakis C(2016)HCloudACM SIGOPS Operating Systems Review10.1145/2954680.287236550:2(473-488)Online publication date: 25-Mar-2016
https://doi.org/10.1145/2954680.2872365
Delimitrou CKozyrakis C(2016)HCloudACM SIGPLAN Notices10.1145/2954679.287236551:4(473-488)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2954679.2872365
Delimitrou CKozyrakis CConte TZhou Y(2016)HCloudProceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/2872362.2872365(473-488)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2872362.2872365
Hsiao CLo MChu S(2014)Demand look-ahead memory access scheduling for 3D graphics processing unitsMultimedia Tools and Applications10.1007/s11042-013-1639-x73:3(1391-1416)Online publication date: 1-Dec-2014
https://dl.acm.org/doi/10.1007/s11042-013-1639-x
Joselli MSilva JClua ESoluri E(2013)MobileWars: A Mobile GPGPU GameEntertainment Computing – ICEC 201310.1007/978-3-642-41106-9_9(75-86)Online publication date: 2013
https://doi.org/10.1007/978-3-642-41106-9_9

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

Media

Figures

Other

Tables

View Issue’s Table of Contents