research-article

A monitoring system for NoCs

Authors:

Leandro Fiorin,

Gianluca Palermo,

Cristina SilvanoAuthors Info & Claims

NoCArc '10: Proceedings of the Third International Workshop on Network on Chip Architectures

Pages 25 - 30

https://doi.org/10.1145/1921249.1921257

Published: 04 December 2010 Publication History

Abstract

In this paper, we propose and discuss a monitoring architecture for Networks-on-Chip (NoCs) that provides system information useful for helping designers in efficiently exploiting resources available in new complex Multiprocessor System-on-Chip (MPSoC) platforms, and in understanding their behavior. We focus on the analysis of the architectural details and design challenges of such systems, by describing powerful tools for detecting information that can be used both at run-time for detecting dynamic changes in system behavior and at post-execution time for debugging and profiling of applications. We detail the design of the probes monitoring the events and discuss an architecture for collection, storage, and analysis of information generated by them. We evaluate cost of the implementation of the system in terms of area and traffic overhead, and we present results obtained when monitoring a use-case multimedia application.¹

References

[1]

Open Gore Protocol Specification 2.2.

[2]

L. Benini and G. De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70--78, Jan. 2002.

Digital Library

[3]

A. Burchard, E. Hekstra-Nowacka, and A. Chauhan. A Real-Time Streaming Memory Controller. In Proc. of DATE'05, pages 20--25, 2005.

Digital Library

[4]

C. Ciordas, T. Basten, R. Radulescu, K. Goossens, and J. Van Meerbergen. An Event-Based Monitoring Service for Networks on Chip. ACM Trans. on Design Automation of Electronic Systems, 10(4):702--723, Oct. 2005.

Digital Library

[5]

C. Ciordas, K. Goossens, R. Radulescu, and T. Basten. NoC Monitoring: Impact on the Desing Flow. In Proc. of ISCAS '06, 2006.

[6]

L. Fiorin, G. Palermo, and C. Silvano. MpsoCs Run-Time Monitoring through Networks-on-Chip. In Proc. of DATE'09, 2009.

Digital Library

[7]

L. Fiorin, C. Silvano, and M. Sami. Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations. In Proc. of DSD'07, 2007.

Digital Library

[8]

M.-L. Li, R. Sasanka, S. Adve, Y.-K. Chen, and E. Debes. The ALPBench benchmark suite for complex multimedia applications. In Proc. of IEEE International Workload Characterization Symposium, pages 34--45, 2005.

[9]

I. Loi, F. Angiolini, and L. Benini. Synthesis of Low-Overhead Configurable Source Routing Tables for Network Interfaces. In Proc. of DATE'09, 2009.

Digital Library

[10]

V. Nollet, P. Avasare, H. Eeckhaut, D. Verkest, and H. Corporaal. Run-Time Management of a MPSoC Containing FPGA Fabric Tiles. IEEE Trans. on VLSI Systems, 16(1):24--33, January 2008.

Digital Library

[11]

G. Palermo and C. Silvano. Pirate: A framework for power/performance exploration of network-on-chip architectures. In Proc. of PATMOS'04, pages 521--531, 2004.

[12]

A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Trans. on CAD, 24(1), January 2005.

[13]

I. Saastamoinen, M. Alho, and J. Nurmi. Buffer Implementation for Proteo Networks-on-Chip. In Proc. of ISCAS'03, 2003.

[14]

B. Sprunt. Pentium 4 performance-monitoring features. IEEE Micro, 22(4):72--82, 2002.

Digital Library

[15]

S. Tang and Q. Xu. A multi-core debug platform for noc-based systems. In Proc. of DATE'07, 2007.

Digital Library

[16]

J. van Den Brand, C. Ciordas, K. Goossens, and T. Basten. Congestion-Controlled Best-Effort Communication for Networks-on-Chip. In Proc. of DATE '07, 2007.

Digital Library

[17]

B. Vermeulen, K. Goossens, and S. Umrani. Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip. In Proc. of NOCS'08, 2008.

Digital Library

Cited By

Isavudeen ANgan NDokladalova EAkil MGrygiel KCerny TKim SWang W(2017)Highly Scalable Monitoring System on Chip for Multi-Stream Auto-Adaptable Vision SystemProceedings of the International Conference on Research in Adaptive and Convergent Systems10.1145/3129676.3129721(249-254)Online publication date: 20-Sep-2017
https://dl.acm.org/doi/10.1145/3129676.3129721
Bapp FSander OSandmann TVu Duy VBaehr SBecker J(2015)Adapting Commercial Off-The-Shelf Multicore Processors for Safety-Related Automotive Systems Using Online MonitoringSAE Technical Paper Series10.4271/2015-01-0280Online publication date: 14-Apr-2015
https://doi.org/10.4271/2015-01-0280
Ruaro MCarara EMoraes F(2015)Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.233113523:6(1077-1088)Online publication date: Jun-2015
https://doi.org/10.1109/TVLSI.2014.2331135
Show More Cited By

Index Terms

A monitoring system for NoCs
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Interconnection architectures
2. Hardware
  1. Robustness

Recommendations

ParIS: a parameterizable interconnect switch for networks-on-chip
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design

Networks-on-Chip (NoCs) emerge as the solution for the problem of interconnecting cores (or IPs) in Systems-on-Chip (SoCs) which require reusable and scalable communication architectures. The building block of a NoC is its router (or switch), whose ...
Photonic NoCs: System-Level Design Exploration

Network-on-chip is a key enabling technology to address the challenges of interconnecting the increasing number of cores in emerging chip multiprocessors. By leveraging recent advances in the CMOS integration of photonic devices and the unique ...
Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

Networks-on-chip (NoCs) are communication architecture alternatives for complex Systems-on-Chip (SoCs) designs, due to their high scalability and bandwidth. In this paper, we consider a heterogeneous NoC as an alternative to match performance and energy ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

NoCArc '10: Proceedings of the Third International Workshop on Network on Chip Architectures

December 2010

62 pages

ISBN:9781450303972

DOI:10.1145/1921249

General Chairs:
Maurizio Palesi
University of Catania, Italy
,
Shashi Kumar
Jönköping University, Sweden
,
Program Chairs:
Zhonghai Lu
KTH - Royal Institute of Technology, Sweden
,
Umit Y. Ogras
Strategic CAD Labs, Intel Corp.

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 December 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

NoCArc'10

NoCArc'10: Third International Workshop on Network on Chip Architectures

December 4, 2010

Georgia, Atlanta, USA

Acceptance Rates

Overall Acceptance Rate 46 of 122 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
235
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Isavudeen ANgan NDokladalova EAkil MGrygiel KCerny TKim SWang W(2017)Highly Scalable Monitoring System on Chip for Multi-Stream Auto-Adaptable Vision SystemProceedings of the International Conference on Research in Adaptive and Convergent Systems10.1145/3129676.3129721(249-254)Online publication date: 20-Sep-2017
https://dl.acm.org/doi/10.1145/3129676.3129721
Bapp FSander OSandmann TVu Duy VBaehr SBecker J(2015)Adapting Commercial Off-The-Shelf Multicore Processors for Safety-Related Automotive Systems Using Online MonitoringSAE Technical Paper Series10.4271/2015-01-0280Online publication date: 14-Apr-2015
https://doi.org/10.4271/2015-01-0280
Ruaro MCarara EMoraes F(2015)Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.233113523:6(1077-1088)Online publication date: Jun-2015
https://doi.org/10.1109/TVLSI.2014.2331135
Fiorin LPalermo GSilvano C(2014)A Configurable Monitoring Infrastructure for NoC-Based ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2013.229010222:11(2438-2442)Online publication date: Nov-2014
https://doi.org/10.1109/TVLSI.2013.2290102
Cotret PDevic FGogniat GBadrignans BTorres L(2012)Security enhancements for FPGA-based MPSoCs: A boot-to-runtime protection flow for an embedded Linux-based system7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2012.6322896(1-8)Online publication date: Jul-2012
https://doi.org/10.1109/ReCoSoC.2012.6322896
Wang MYeh J(2012)Monitoring and timing prediction in early analyzing and checking performance of interconnection networks at ESLThirteenth International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED.2012.6187565(679-685)Online publication date: Mar-2012
https://doi.org/10.1109/ISQED.2012.6187565
Goossens K(2012)Architecture and design flow for a debug event distribution interconnectProceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012)10.1109/ICCD.2012.6378676(439-444)Online publication date: 30-Sep-2012
https://dl.acm.org/doi/10.1109/ICCD.2012.6378676
Motruk BDiemer JBuchty RErnst RBerekovic M(2012)IDAMCProceedings of the 2012 IEEE 14th International Symposium on High-Assurance Systems Engineering10.1109/HASE.2012.19(24-31)Online publication date: 25-Oct-2012
https://dl.acm.org/doi/10.1109/HASE.2012.19
Cotret PGogniat GDiguet JCrenne J(2012)Lightweight reconfiguration security services for AXI-based MPSoCs22nd International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2012.6339233(655-658)Online publication date: Aug-2012
https://doi.org/10.1109/FPL.2012.6339233
Cotret PCrenne JGogniat GDiguet J(2012)Bus-based MPSoC Security through Communication ProtectionProceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines10.1109/FCCM.2012.42(200-207)Online publication date: 29-Apr-2012
https://dl.acm.org/doi/10.1109/FCCM.2012.42

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents