Article

Free access

MIST—a design aid for programmable pipelined processors

Author:

Albert E. CasavantAuthors Info & Claims

DAC '94: Proceedings of the 31st annual Design Automation Conference

Pages 532 - 536

https://doi.org/10.1145/196244.196526

Published: 06 June 1994 Publication History

PDF eReader

References

[1]

J. L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 1990.

Digital Library

Google Scholar

[2]

G. Kane and J. Heinrich, MIPS RISC Architecture. Prentice Hall, Englewood Cliffs, NJ, 1992.

Digital Library

Google Scholar

[3]

P. Paulin and J. Knight, "Force-Directed Scheduling in Automatic Data Path Synthesis," in 24th Design Automation Conference, pp. 195-202, 1987.

Digital Library

Google Scholar

[4]

C.-T. Hwang, Y.-C. Hsu, and Y.-L. Lin, "Scheduling for Functional Pipelining and Loop Winding," in 28th Design Automation Conference, pp. 764-769, 1991.

Digital Library

Google Scholar

[5]

M. Nourani and C. Papachristou, "Moving Frame Scheduling and Mixed Scheduling-Allocation for Automated Synthesis of Digital Systems," in 29th Design Automation Conference, pp. 99-105, 1992.

Digital Library

Google Scholar

[6]

R.J. Cloutier and D. E. Thomas, "Synthesis of Pipelined Instruction Set Processors," in 30th Design Automation Conference, pp. 583-588, 1993.

Digital Library

Google Scholar

[7]

R.M. Tomosulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, vol. 11, no. 1, pp. 25-33, 1967.

Digital Library

Google Scholar

[8]

G.L. Nemhauser and L. A. Wolsey, Integer and Combinatorial Optimization. Wiley Interscience, 1988.

Digital Library

Google Scholar

[9]

M.W. Padberg, "On the Facial Structure of Set Packing Polyhedra," Mathematical Programming, vol. 5, pp. 199-215, 1973.

Digital Library

Google Scholar

[10]

G.L. Nemhauser and G. Sigismondi, "A Strong Cutting Plane/Branchand-Bound Algorithm for Node Packing," tech. rep., School of Industrial and Systems Engineering, Georgia Institute of Technology, 1989.

Google Scholar

[11]

C. H. Gebotys and M. I. Elmasry, Optimal VLSI Architectural Synthesis: Area, Performance, Testability. Kluwer Academic Publishers, 1992.

Digital Library

Google Scholar

[12]

V. Peng, S. S., and G. M., "On the Implementation of Shifters, Multipliers, and Dividers in VLSI Floating Point Units," in 8th Symposium on Computer Arithmetic, pp. 95-102, 1987.

Google Scholar

[13]

D. Goldberg, Computer Architecture A Quantitative Approach, ch. Computer Arithmetic, pp. A1-A66. Morgan Kaufmann Publishers, Inc., 1990.

Digital Library

Google Scholar

[14]

W.M. McAllister and D. Zuras, "An NMOS 64b Floating-Point Chip Set," in ISSCC 86, pp. 34-35, 1986.

Google Scholar

[15]

J. Gosling, "Some Tricks of the (Floating-Point) Trade," in 6th Symposium on Computer Arithmetic, pp. 218-220, 1983.

Google Scholar

[16]

M.R. Santoro, G. Bewick, and M. Horowitz, "Rounding Algorithms for IEEE Multipliers," in 9th Symposium on Computer Arithmetic, pp. 176-183, 1989.

Google Scholar

[17]

J. Fandrianto, "Algorithm for High Speed Shared Radix 4 Division and Radix 4 Square Root," in 8th Symposium on Computer Arithmetic, pp. 73-79, 1987.

Google Scholar

[18]

J. Fandrianto, "Algorithm for High Speed Shared Radix 8 Division and Radix 8 Square Root," in 9th Symposium on Computer Arithmetic, pp. 68-75, 1989.

Crossref

Google Scholar

Cited By

View all

Küçükçakar KChen CGong JPhilipsen WTkacik T(1998)MatisseIEEE Design & Test10.1109/54.67920515:2(22-33)Online publication date: 1-Apr-1998
https://dl.acm.org/doi/10.1109/54.679205
Casavant A(1995)Balancing structural hazards and hardware cost of pipelined processorsProceedings of the 1995 European conference on Design and Test10.5555/787258.787492Online publication date: 6-Mar-1995
https://dl.acm.org/doi/10.5555/787258.787492
Casavant A(1995)Balancing structural hazards and hardware cost of pipelined processorsProceedings the European Design and Test Conference. ED&TC 199510.1109/EDTC.1995.470344(562-566)Online publication date: 1995
https://doi.org/10.1109/EDTC.1995.470344

Index Terms

MIST—a design aid for programmable pipelined processors

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '94: Proceedings of the 31st annual Design Automation Conference

June 1994

739 pages

ISBN:0897916530

DOI:10.1145/196244

Chairman:
Michael Lorenzetti
Mentor Graphics Corp., Wilsonville, OR

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 June 1994

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC94

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC94: The 31st ACM/IEEE-CAS/EDAC Design Automation Conference

June 6 - 10, 1994

California, San Diego, USA

Acceptance Rates

DAC '94 Paper Acceptance Rate 100 of 260 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
235
Total Downloads

Downloads (Last 12 months)60
Downloads (Last 6 weeks)12

Reflects downloads up to 16 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Küçükçakar KChen CGong JPhilipsen WTkacik T(1998)MatisseIEEE Design & Test10.1109/54.67920515:2(22-33)Online publication date: 1-Apr-1998
https://dl.acm.org/doi/10.1109/54.679205
Casavant A(1995)Balancing structural hazards and hardware cost of pipelined processorsProceedings of the 1995 European conference on Design and Test10.5555/787258.787492Online publication date: 6-Mar-1995
https://dl.acm.org/doi/10.5555/787258.787492
Casavant A(1995)Balancing structural hazards and hardware cost of pipelined processorsProceedings the European Design and Test Conference. ED&TC 199510.1109/EDTC.1995.470344(562-566)Online publication date: 1995
https://doi.org/10.1109/EDTC.1995.470344

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Embedded Design Using Programmable Gate Arrays

Introduction to Embedded System Design Using Field Programmable Gate Arrays

Trends in Embedded Design Using Programmable Gate Arrays