Cited By
View all- Li DGan JShen CChen QYang LQiu SJin XWu TChen ZLiu M(2024)Clock mesh synthesis through dynamic programming with physical parameters considerationIntegration10.1016/j.vlsi.2024.102261(102261)Online publication date: Aug-2024
- Cheng WYeh ZKao HHuang S(2023)Cross-Mesh Clock Network SynthesisElectronics10.3390/electronics1216341012:16(3410)Online publication date: 11-Aug-2023
- Kwon TImran MPan DYang J(2020)Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power OptimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.296691228:5(1256-1268)Online publication date: May-2020
- Show More Cited By