MODEST: a model for energy estimation under spatio-temporal variability
Pages 129 - 134
Abstract
Estimation of static and dynamic energy of caches is critical for high-performance low-power designs. Commercial CAD tools performing energy estimation statically are not aware of the changing operating and environmental conditions which makes the problem of energy estimation more dynamic in nature. It is worsened by process induced variations of low level parameters like threshold voltage and channel length. In this paper we present MODEST, a proposal for estimating the static and dynamic energy of caches taking into account spatial variations of physical parameters, temporal changes of supply voltage and environmental factors like temperature. It can be used to estimate the energy of different blocks of a cache based on a combination empirical data and analytical equations. The observed maximum and median error between MODEST and HSPICE energyestimates for 22,500 samples is around 7.8% and 0.5% respectively. As a case study, using MODEST, we propose a two step iterative optimization procedure involving Dual-Vth assignment and standby supply voltage minimization for reclaiming energy-constrained caches. The observed energy reduction is around 50.8% for the most-leaky Cache. A speed-up of 750X over conventional hard-coded implementation for such optimizations is achieved.
References
[1]
Keshavarzi et al., "Effectiveness of reverse body bias for leakage control in scaled dual vt cmos ics," in ISLPED '01.
[2]
Narendra et al., in Leakage in nanometer CMOS technologies. Springer-Verlag New York Inc, 2006.
[3]
Rodriguez et al., "Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)," in ISLPED'06.
[4]
Do et al., "Table-Based Total Power Consumption Estimation of Memory Arrays for Architects," Lecture notes in computer science.
[5]
Liang et al., "Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques," in ICCAD '07.
[6]
Mamidipaka et al., "IDAP: A tool for high level power estimation of custom array structures," in ICCAD '04.
[7]
Do et al., "Capturing process-voltage-temperature (pvt) variations in architectural static power modeling for sram arrays," Technical Report.
[8]
Chinosi et al., "Automatic characterization and modeling of power consumption in static rams," in ISLPED '98.
[9]
Schmidt et al., "Memory power models for multilevel power estimation and optimization," IEEE TVLSI '02.
[10]
J. A. Davis, "Power estimation in digital circuits," Georgia Tech.
[11]
Gu et al., "Power dissipation analysis and optimization of deep submicron CMOS digital circuits," IEEE JSSC '96.
[12]
Ganapathy et al., "Circuit propagation delay estimation through multivariate regression based modeling under spatio - temporal variability," in DATE '10.
[13]
Agarwal et al., "Statistical timing analysis for intra-die process variations with spatial correlations," in ICCAD '03.
[14]
Kumar et al., "Mathematically assisted adaptive body bias (abb) for temperature compensation in gigascale lsi systems," in ASP-DAC '06.
[15]
Sarangi et al., "VARIUS: A model of process variation and resulting timing errors for microarchitects," IEEE TSM '08.
[16]
Srivastava et al., "Statistical optimization of leakage power considering process variations using dual-vth and sizing," in DAC '04.
[17]
Qin et al., "Standby supply voltage minimization for deep sub-micron sram,"Microelectronics Journal '05.
[18]
Chen et al., "Variation-aware supply voltage assignment for minimizing circuit degradation and leakage," in ISLPED '09.
Index Terms
- MODEST: a model for energy estimation under spatio-temporal variability
Recommendations
Cache Design for Low Power and High Yield
ISQED '08: Proceedings of the 9th international symposium on Quality Electronic DesignA novel circuit approach to increase SRAM Static Noise Margin (SNM) and enable lower operating voltage is described. Increasing process variability for new technologies coupled with increased reliability effects like Negative Bias Temperature ...
A reduced voltage swing circuit using a single supply to enable lower voltage operation for SRAM-based memory
This paper presents a new read and write assist technique to enable lower voltage operation for Static Random Access Memory (SRAM). The ability to scale the operating voltage with frequency of the chip has big impact on power consumption (P@av^2). The ...
Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)
ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and designAs transistors continue to scale down into the nanometer regime, device leakage currents are becoming the dominant cause of power dissipation in nanometer caches, making it essential to model these leakage effects properly. Moreover, typical ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
August 2010
458 pages
ISBN:9781450301466
DOI:10.1145/1840845
- General Chairs:
- Vojin Oklobdzija,
- Barry Pangle,
- Naehyuck Chang,
- Program Chairs:
- Naresh Shanbhag,
- Chris H. Kim
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IEEE CAS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 18 August 2010
Check for updates
Author Tags
Qualifiers
- Poster
Conference
ISLPED'10
Sponsor:
ISLPED'10: International Symposium on Low Power Electronics and Design
August 18 - 20, 2010
Texas, Austin, USA
Acceptance Rates
Overall Acceptance Rate 398 of 1,159 submissions, 34%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 157Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 18 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in