research-article

Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme

Authors:

Joonwon LeeAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 9, Issue 4

Article No.: 40, Pages 1 - 41

https://doi.org/10.1145/1721695.1721706

Published: 06 April 2010 Publication History

Abstract

In NAND flash-based storage systems, an intermediate software layer called a Flash Translation Layer (FTL) is usually employed to hide the erase-before-write characteristics of NAND flash memory. We propose a novel superblock-based FTL scheme, which combines a set of adjacent logical blocks into a superblock. In the proposed Superblock FTL, superblocks are mapped at coarse granularity, while pages inside the superblock are mapped freely at fine granularity to any location in several physical blocks. To reduce extra storage and flash memory operations, the fine-grain mapping information is stored in the spare area of NAND flash memory. This hybrid address translation scheme has the flexibility provided by fine-grain address translation, while reducing the memory overhead to the level of coarse-grain address translation. Our experimental results show that the proposed FTL scheme significantly outperforms previous block-mapped FTL schemes with roughly the same memory overhead.

References

[1]

Ban, A. 1995. Flash file system. U.S. Patent, no. 5,404,485.

[2]

Ban, A. 1999. Flash file system optimized for page-mode flash technologies. U.S. Patent, no. 5,937,425.

[3]

BAPCo. 2007. SYSmark 2007 Preview. http://www.bapco.com/products/sysmark2007preview.

[4]

Bityutskiy, A. B. 2005. JFFS3 design issues. version 0.32 (draft). http://www.linux-mtd.infradead.org/tech/JFFS3design.pdf.

[5]

Chang, L.-P. 2007. On efficient wear leveling for large-scale flash-memory storage systems. In Proceedings of the Symposium on Applied Computing (SAC). ACM, New York, 1126--1130.

Digital Library

[6]

Chang, L.-P. and Kuo, T.-W. 2005. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Trans. Storage 1, 4, 381--418.

Digital Library

[7]

Chang, L.-P., Kuo, T.-W., and Lo, S.-W. 2004. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. Trans. Embedded Comput. Syst. 3, 4, 837--863.

Digital Library

[8]

Chiang, M.-L., Lee, P. C., and Chang, R.-C. 1998. Data management in a flash memory-based storage server. http://dspace.lib.fcu.edu.tw/bitstream/2377/2050/1/ce07ics001998000138.pdf.

[9]

Chiang, M.-L., Lee, P. C. H., and Chang, R.-C. 1999. Using data clustering to improve cleaning performance for flash memory. Software Pract. Exp. 29, 3, 267--290.

Digital Library

[10]

Choudhuri, S. and Givargis, T. 2008a. Deterministic service guarantees for nand flash using partial block cleaning. In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS'08). ACM, New York, 19--24.

Digital Library

[11]

Choudhuri, S. and Givargis, T. 2008b. Real-time access guarantees for nand flash using partial block cleaning. In Proceedings of the 6th International Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS'08). Springer-Verlag, Berlin, 138--149.

Digital Library

[12]

Cooke, J. 2007. Flash memory technology direction. In Proceedings of the Windows Hardware Engineering Conference (WinHEC'07).

[13]

Dan, R. and Singler, R. 2003. Implementing MLC NAND flash for cost-effectie, high-capacity memory. M-Systems Inc. http://www.data-io.com/pdf/NAND/MSystems/Implementing_MLC_ NAND_Flash.pdf.

[14]

Douglis, F., Caceres, R., Kaashoek, F., Li, K., Marsh, B., and Tauber, J. A. 1994. Storage alternatives for mobile computers. In Proceedings of the 1st Symposium on Operating Systems Design and Implementation (OSDI). USENIX, Berkeley, CA, 25--37.

Digital Library

[15]

Futuremark Corp. 2005. PCMark05. http://www.futuremark.com/products/pcmark05.

[16]

Harari, E., Norman, R. D., and Mehrota, S. 1997. Flash EEPROM system. U.S. Patent, no. 5,602,987.

[17]

IDEMA. 2007. IDEMA Long Data Block White Paper. http://www.idema.org/_smartsite/modules/local/data_file/show_file.php?cmd=standards&cat=103&h=1.

[18]

Inoue, A. and Wong, D. 2003. NAND flash applications design guide. Tech. rep., Toshiba America Electronic Components, Inc.

[19]

Intel Corp. 1998. Understanding the flash translation layer (FTL) specification. http://developer.intel.com/.

[20]

Jung, D., Chae, Y.-H., Jo, H., Kim, J.-S., and Lee, J. 2007. A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'07). ACM, New York, 160--164.

Digital Library

[21]

Kang, J.-U., Jo, H., Kim, J.-S., and Lee, J. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th Annual ACM Conference on Embedded Systems Software (EMSOFT'06). ACM, New York.

Digital Library

[22]

Kawaguchi, A., Nishioka, S., and Motoda, H. 1995. A flash-memory based file system. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 155--164.

Digital Library

[23]

Kim, J., Kim, J. M., Noh, S., Min, S. L., and Cho, Y. 2002. A space-efficient flash translation layer for CompactFlash systems. IEEE Trans. Consum. Electron. 48, 2, 366--375.

Digital Library

[24]

Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S., and Song, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embedded Comput. Syst. 6, 3.

Digital Library

[25]

Lim, S.-H. and Park, K.-H. 2006. An efficient NAND flash file system for flash memory storage. IEEE Trans. Comput. 55, 7, 906--912.

Digital Library

[26]

Micron Technology Inc. 2005. Small block vs. large block NAND flash devices. Tech. rep., Technical Note TN-29-07.

[27]

M. T. D. 2008. Ubi - unsorted block images. http://www.linux-mtd.infradead.org/doc/ubi.html.

[28]

Park, C., Cheon, W., Kang, J., Roh, K., Cho, W., and Kim, J.-S. 2008. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Trans. Embedded Comput. Syst. 7, 4, 1--23.

Digital Library

[29]

Park, C., Cheon, W., Lee, Y., Jung, M.-S., Cho, W., and Yoon, H. 2007. A re-configurable FTL architecture for NAND flash-based applications. In Proceedings of the 18th International Workshop on Rapid System Prototyping (RSP). IEEE, Los Alamitos, CA, 202--208.

Digital Library

[30]

Park, C., Seo, J., Seo, D., Kim, S., and Kim, B. 2003. Cost-efficient memory architecture design of NAND flash memory embedded systems. In Proceedings of the International Conference on Computer Design (ICCD). IEEE, Los Alamitos, CA, 474--480.

Digital Library

[31]

Ruemmler, C. and Wilkes, J. 1993. UNIX disk access patterns. In Proceedings of the USENIX Winter Technical Conference. USENIX, Berkeley, CA, 405--420.

[32]

Russinovich, M. 2006. DiskMon. http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx.

[33]

Samsung Elec. 2003. 64Mx16 bit NAND flash memory (K9F1G16U0M).

[34]

Samsung Elec. 2006. 2Gx8 bit NAND flash memory (K9GAG08U0M).

[35]

Samsung Elec. 2007. 1Gx8 bit/2Gx16 bit NAND flash memory (K9WAG08U1A). http://www.samsung.com/global/system/business/semiconductor/product/2007/6/11/NANDFlash/SLC_LargeBlock/16Gbit/K9WAG08U1A/ds_k9xxg08uxa_rev11.pdf.

[36]

Wu, C.-H. and Kuo, T.-W. 2006. An adaptive two-level management for the flash translation layer in embedded systems. In Proceedings of the 2006 IEEE/ACM International Conference on Computer-aided Design (ICCAD'06). ACM, New York, 601--606.

Digital Library

[37]

Yim, K. S., Kim, J., and Koh, K. 2005. A fast start-up technique for flash memory based computing systems. In Proceedings of the Symposium on Applied Computing (SAC'05). ACM, New York, 843--849.

Digital Library

Cited By

Jun YPark SKang JKim SSeo EMa XWon Y(2024)We ain't afraid of no file fragmentationProceedings of the 22nd USENIX Conference on File and Storage Technologies10.5555/3650697.3650709(193-208)Online publication date: 27-Feb-2024
https://dl.acm.org/doi/10.5555/3650697.3650709
Marcus RRashelbach ABen-Zur OLifshits PSilberstein M(2024)Space-efficient FTL for Mobile Storage via Tiny Neural NetsProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689157(146-161)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689157
Park JLee CHwang SYang SNoh JChung WLee JKim Y(2024)BandSlim: A Novel Bandwidth and Space-Efficient KV-SSD with an Escape-from-Block ApproachProceedings of the 53rd International Conference on Parallel Processing10.1145/3673038.3673064(1187-1196)Online publication date: 12-Aug-2024
https://dl.acm.org/doi/10.1145/3673038.3673064
Show More Cited By

Index Terms

Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Secondary storage

Recommendations

A superblock-based flash translation layer for NAND flash memory
EMSOFT '06: Proceedings of the 6th ACM & IEEE International conference on Embedded software

In NAND flash-based storage systems, an intermediate software layer called a flash translation layer (FTL)is usually employed to hide the erase-before-write characteristics of NAND flash memory. This paper proposes a novel superblockbased FTL scheme, ...
FTL algorithms for NAND-type flash memories

Flash memory is being rapidly deployed as data storage for embedded devices such as PDAs, MP3 players, mobile phones and digital cameras due to its low electronic power, non-volatile storage, high performance, physical stability and portability. The ...
PCM-FTL: A Write-Activity-Aware NAND Flash Memory Management Scheme for PCM-Based Embedded Systems
RTSS '11: Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium

Due to its properties of high density, in-place update, and low standby power, phase change memory (PCM) becomes a promising main memory alternative in embedded systems. On the other hand, NAND flash memory is widely used as a secondary storage and has ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 9, Issue 4

March 2010

438 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1721695

Issue’s Table of Contents

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 06 April 2010

Accepted: 01 July 2009

Revised: 01 April 2009

Received: 01 December 2008

Published in TECS Volume 9, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Institute of Information Technology Advancement
Ministry of Education, Science and Technology

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

72
Total Citations
View Citations
1,308
Total Downloads

Downloads (Last 12 months)68
Downloads (Last 6 weeks)7

Reflects downloads up to 09 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Jun YPark SKang JKim SSeo EMa XWon Y(2024)We ain't afraid of no file fragmentationProceedings of the 22nd USENIX Conference on File and Storage Technologies10.5555/3650697.3650709(193-208)Online publication date: 27-Feb-2024
https://dl.acm.org/doi/10.5555/3650697.3650709
Marcus RRashelbach ABen-Zur OLifshits PSilberstein M(2024)Space-efficient FTL for Mobile Storage via Tiny Neural NetsProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689157(146-161)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689157
Park JLee CHwang SYang SNoh JChung WLee JKim Y(2024)BandSlim: A Novel Bandwidth and Space-Efficient KV-SSD with an Escape-from-Block ApproachProceedings of the 53rd International Conference on Parallel Processing10.1145/3673038.3673064(1187-1196)Online publication date: 12-Aug-2024
https://dl.acm.org/doi/10.1145/3673038.3673064
Tseng SChen TYang M(2024)Are Superpages Super-fast? Distilling Flash Blocks to Unify Flash Pages of a Superpage in an SSD2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00055(630-642)Online publication date: 2-Mar-2024
https://doi.org/10.1109/HPCA57654.2024.00055
Jang HJin YLee DLee B(2024)Dynamic Clustering Page Allocation for Read-Intensive Multimedia Streaming Applications2024 IEEE 21st Consumer Communications & Networking Conference (CCNC)10.1109/CCNC51664.2024.10454852(84-89)Online publication date: 6-Jan-2024
https://doi.org/10.1109/CCNC51664.2024.10454852
Su LLin MZhang JPan Y(2024)CCFTL: A novel continuity compressed page-level flash address mapping method for SSDsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2024.104917191(104917)Online publication date: Sep-2024
https://doi.org/10.1016/j.jpdc.2024.104917
Sun JLi SSun YSun CVucinic DHuang JAamodt TJerger NSwift M(2023)LeaFTL: A Learning-Based Flash Translation Layer for Solid-State DrivesProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 210.1145/3575693.3575744(442-456)Online publication date: 27-Jan-2023
https://dl.acm.org/doi/10.1145/3575693.3575744
Yang JLee SAhn S(2022)Selective Power-Loss-Protection Method for Write Buffer in ZNS SSDsElectronics10.3390/electronics1107108611:7(1086)Online publication date: 30-Mar-2022
https://doi.org/10.3390/electronics11071086
Han JJeon HShin DLee C(2022)LC-CB: Low Computational Victim Selection Policy in Garbage Collection2022 IEEE International Conference on Networking, Architecture and Storage (NAS)10.1109/NAS55553.2022.9925496(1-8)Online publication date: Oct-2022
https://doi.org/10.1109/NAS55553.2022.9925496
Huang PLin THuang P(2022)Extendable B-tree on Multi-channel Nonvolatile Memory Devices2022 IEEE 5th International Conference on Knowledge Innovation and Invention (ICKII )10.1109/ICKII55100.2022.9983552(119-125)Online publication date: 22-Jul-2022
https://doi.org/10.1109/ICKII55100.2022.9983552
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents