research-article

A high-level virtual platform for early MPSoC software development

Authors:

Jianjiang Ceng,

Jeronimo Castrillon,

Anastasia Stulova,

Rainer Leupers,

Heinrich MeyrAuthors Info & Claims

CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis

Pages 11 - 20

https://doi.org/10.1145/1629435.1629438

Published: 11 October 2009 Publication History

Abstract

Multiprocessor System-on-Chips (MPSoCs) are nowadays widely used, but the problem of their software development persists to be one of the biggest challenges for developers. Virtual Platforms (VPs) are introduced to the industry, which allow MPSoC software development without a hardware prototype. Nevertheless, for developers in early design stage where no VP is available, the software programming support is not satisfactory.

This paper introduces a High-level Virtual Platform (HVP) which aims at early MPSoC software development. The framework provides a set of tools for abstract MPSoC simulation and the corresponding application programming support in order to enable the development of reusable C code at a high level. The case study performed on several MPSoCs shows that the code developed on the HVP can be easily reused on different target platforms. Moreover, the high simulation speed achieved by the HVP also improves the design efficiency of software developers.

References

[1]

Y. Ahn, K. Han, G. Lee, H. Song, J. Yoo, K. Choi, and X. Feng. SoCDAL: System-on-Chip Design AcceLerator. ACM Trans. Des. Autom. Electron. Syst., 13(1):1--38, 2008.

Digital Library

[2]

L. B. Brisolara, M. F. S. Oliveira, R. Redin, L. C. Lamb, L. Carro, and F. Wagner. Using UML as Front-end for Heterogeneous Software Code Generation Strategies. In DATE '08, New York, NY, USA, 2008. ACM.

Digital Library

[3]

CoWare. Processor Designer. http://www.coware.com/products.

[4]

P. Destro, F. Fummi, and G. Pravadelli. A Smooth Refinement Flow for Co-designing HW and SW Threads. In DATE '07, 2007.

Digital Library

[5]

A. Donlin. Transaction Level Modeling: Flows and Use Models. In CODES/ISSS 2004, pages 75--80, Sept. 2004.

Digital Library

[6]

T. Furukawa, S. Honda, H. Tomiyama, and H. Takada. A Hardware/Software Cosimulator with RTOS Supports for Multiprocessor Embedded Systems. In ICESS '07, pages 283--294, Berlin, Heidelberg, 2007. Springer-Verlag.

Digital Library

[7]

D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Springer-Verlag New York, Inc., 2000.

[8]

J. Ganssle. 500 Embedded Engineers Have Their Say About Jobs, Tools. EETimes Europe, January 2009. http://www.eetimes.eu/design/213000236;.

[9]

P. Gerin, X. Gu´erin, and F. Petrot. Efficient Implementation of Native Software Simulation for MPSoC. In DATE '08, 2008.

Digital Library

[10]

A. Gerstlauer, H. Yu, and D. D. Gajski. RTOS Modeling for System Level Design. In DATE '03, 2003.

Digital Library

[11]

C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith. SystemCoDesigner: Automatic Design Space Exploration and Rapid Prototyping from Behavioral Models. In DAC '08, pages 580--585, New York, NY, USA, 2008. ACM.

Digital Library

[12]

T. Kempf, M. Doerper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, and B. Vanthournout. A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-processor SoC Platforms. Date '05, 2005.

Digital Library

[13]

T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation. In DATE '06, 2006.

Digital Library

[14]

M. Krause, D. Englert, O. Bringmann, and W. Rosenstiel. Combination of Instruction Set Simulation and Abstract RTOS Model Execution for Fast and Accurate Target Software Evaluation. In CODES/ISSS '08, 2008.

Digital Library

[15]

S. Kwon, Y. Kim, W.-C. Jeun, S. Ha, and Y. Paek. A Retargetable Parallel-Programming Framework for MPSoC. ACM Trans. Des. Autom. Electron. Syst., 13(3):1--18, 2008.

Digital Library

[16]

C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis&Transformation. In CGO '04, 2004.

Digital Library

[17]

S. Mahadevan, K. Virk, and J. Madsen. ARTS: A SystemC-Based Framework for Multiprocessor Systems-on-Chip Modelling. Design Automation for Embedded Systems, 11(4):285--311, December 2007.

Digital Library

[18]

G. Martin. Overview of the MPSoC Design Challenge. In DAC '06, pages 274--279, 2006.

Digital Library

[19]

T. Meyerowitz, A. Sangiovanni-Vincentelli, M. Sauermann, and D. Langen. Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor. In DATE '08, March 2008.

Digital Library

[20]

OSCI. Open SystemC Initiative. http://www.systemc.org.

[21]

OSCI. TLM-2.0 User Manual. http://www.systemc.org/downloads/standards.

[22]

K. Popovici, X. Guerin, F. Rousseau, P. S. Paolucci, and A. A. Jerraya. Platform-Based Software Design Flow for Heterogeneous MPSoC. Trans. on Embedded Computing Sys., 7(4):1--23, 2008.

Digital Library

[23]

H. Posadas, J. Adamez, P. Sanchez, E. Villar, and F. Blasco. POSIX modeling in SystemC. In ASP-DAC '06, pages 485--490. IEEE Press, 2006.

Digital Library

[24]

M. Thompson, H. Nikolov, T. Stefanov, A. D. Pimentel, C. Erbas, S. Polstra, and E. F. Deprettere. A Framework for Rapid System-Level Exploration, Synthesis, and Programming of Multimedia MP-SoCs. In CODES+ISSS '07, pages 9--14, 2007.

Digital Library

[25]

W. Tibboel, V. Reyes, M. Klompstra, and D. Alders. System-Level Design Flow Based on a Functional Reference for HW and SW. In DAC '07. 44th ACM/IEEE, June 2007.

Digital Library

[26]

Virtio. Virtual Platforms. http://www.virtio.com.

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Pimentel A(2022)Methodologies for Design Space ExplorationHandbook of Computer Architecture10.1007/978-981-15-6401-7_23-1(1-31)Online publication date: 27-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_23-1
Show More Cited By

Index Terms

A high-level virtual platform for early MPSoC software development
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies

Recommendations

Transaction level model simulator for NoC-based MPSoC platform
IMCAS'07: Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems

Network-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) architecture is a promising SoC design solution, offering high computational power with lots of flexibilities. However, finding the optimal MPSoC architecture configuration remains an ...
Design of AXI bus based MPSoC on FPGA
ASID'09: Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication

While the computational core is becoming faster and faster, the communication efficiency between the processors has become a bottleneck which limits the performance of multiprocessor system-on-chip (MPSoC). This paper focuses on design and ...
Hybrid Communication Reconfigurable Network on Chip for MPSoC
AINA '10: Proceedings of the 2010 24th IEEE International Conference on Advanced Information Networking and Applications

Shrinking transistor sizes and recent trends toward many-core chips have heightened the need for an efficient on-chip communication network to integrate various cores. However, buses and point-to-point interconnection will not result in scalability, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis

October 2009

498 pages

ISBN:9781605586281

DOI:10.1145/1629435

Program Chairs:
Wolfgang Rosenstiel
University of Tübingen, Germany
,
Kazutoshi Wakabayashi
NEC, Japan

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 October 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '09

Sponsor:

ESWeek '09: Fifth Embedded Systems Week

October 11 - 16, 2009

Grenoble, France

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

27
Total Citations
View Citations
466
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)2

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Pimentel A(2022)Methodologies for Design Space ExplorationHandbook of Computer Architecture10.1007/978-981-15-6401-7_23-1(1-31)Online publication date: 27-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_23-1
Wicaksana A(2019)Lotus-G: The PVT TLM Virtual Platform for Early RUMPS401 Software DevelopmentAdvances in Electronics Engineering10.1007/978-981-15-1289-6_1(1-13)Online publication date: 17-Dec-2019
https://doi.org/10.1007/978-981-15-1289-6_1
Pelcat MMercat ADesnos KMaggiani LLiu YHeulot JNezan JHamidouche WMenard DBhattacharyya S(2018)Reproducible Evaluation of System Efficiency With a Model of ArchitectureIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.277482237:10(2050-2063)Online publication date: 1-Oct-2018
https://dl.acm.org/doi/10.1109/TCAD.2017.2774822
Grimm TLettnin DHubner M(2017)Semiformal Verification of Software-Controlled Connections2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2017.103(556-561)Online publication date: Jul-2017
https://doi.org/10.1109/ISVLSI.2017.103
Spink TWagstaff HFranke B(2016)Hardware-Accelerated Cross-Architecture Full-System VirtualizationACM Transactions on Architecture and Code Optimization10.1145/299679813:4(1-25)Online publication date: 25-Oct-2016
https://dl.acm.org/doi/10.1145/2996798
Gupta UKorrapati SMatturu NOgras U(2016)A generic energy optimization framework for heterogeneous platforms using scaling modelsMicroprocessors & Microsystems10.1016/j.micpro.2015.06.00940:C(74-87)Online publication date: 1-Feb-2016
https://dl.acm.org/doi/10.1016/j.micpro.2015.06.009
Razaghi PGerstlauer A(2014)Host-Compiled Multicore System Simulation for Early Real-Time Performance EvaluationACM Transactions on Embedded Computing Systems10.1145/267802013:5s(1-26)Online publication date: 15-Dec-2014
https://dl.acm.org/doi/10.1145/2678020
Becker MKuznik CMueller W(2014)Virtual Platforms for Model-Based Design of Dependable Cyber-Physical System SoftwareProceedings of the 2014 17th Euromicro Conference on Digital System Design10.1109/DSD.2014.107(246-253)Online publication date: 27-Aug-2014
https://dl.acm.org/doi/10.1109/DSD.2014.107
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents