research-article

A 1.8/2.4-ghz dualband cmos low noise amplifier using miller capacitance tuning

Authors:

Depak Balemarthy,

Roy PailyAuthors Info & Claims

ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & Design

Pages 295 - 300

https://doi.org/10.1145/1393921.1393997

Published: 11 August 2008 Publication History

Publisher Site Get Access

Abstract

This paper describes an inductively source degenerated dual-band low noise amplifier (LNA) designed in a standard CMOS 0.18 µm TSMC process. The dual-band LNA can be tuned to 1.8-GHz and 2.4-GHz. The impedance matching is obtained at the required frequency bands using Miller-capacitance tuning. The designed LNA exhibits a gain of 18.2dB and 16.2dB and a noise figure of 5.0dB and 3.7dB at 1.8 and 2.4-GHz respectively. The LNA design is carried out using Mentor Graphics Eldo software.

References

[1]

Y.-C.Yang, P.-W.Lee, H.-W.Chiu and Y,-S. Lin, "Reconfigurable SiGe Low-Noise Amplifiers with variable Miller Capacitance," IEEE Trans. Circuits and Systems-I, regular papers, vol.53, no. 12, Dec. 2006.

Google Scholar

[2]

S. Mou, J. Ma, K. S. Yeo, and M. A. Do, "An integrated SiGe dual-band low noise amplifier for Bluetooth, HiperLAN and wireless LAN applications," in Proc. Eur. Microwave Conf., vol 1, pp. 5-8, Oct. 2003.

Google Scholar

[3]

H.-Hashemi and A.-Hajimiri, "Concurrent dual-band CMOS low-noise amplifiers and receiver architectures," IEEE Trans. Micro. Theory Tech., vol. 50, no. 1, pp. 228--301, Jan. 2002.

Google Scholar

[4]

L.-H. Lu, H.-H. Hsieh, and Y.-S.Wang, "A Compact 2.4/5.2-GHz CMOS Dual-band Low Noise Amplifier", IEEE Micro. Wireless Comp Letters, vol. 15, no. 10, pp. 685--687, Oct. 2005.

Crossref

Google Scholar

[5]

T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd edition, Cambridge University Press, 2004.

Google Scholar

[6]

D. K. Shaeffer and T. H. Lee, "A 1.5V, 1.5-GHz CMOS Low Noise Amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 745--758, May 1997.

Crossref

Google Scholar

[7]

M.-S. Kim, J.-S. Yi, H.-J. Yoo, "Parasitic effect analysis for a differential LNA design," Proc. 15th International Conference on Microelectronics, ICM 2003.

Google Scholar

Cited By

View all

Sowmya LKhadar Bhasha SNandan D(2020)A Clear View on Design of Low-Noise Amplifiers Using CMOS TechnologyNext Generation Information Processing System10.1007/978-981-15-4851-2_14(132-142)Online publication date: 14-Jun-2020
https://doi.org/10.1007/978-981-15-4851-2_14
Heidarpur MAhmadi AKandalaft N(2016)Concurrent dual-band 1.8/2.4 GHz LNA using miller effect of the gate-drain capacitor2016 IEEE 7th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)10.1109/IEMCON.2016.7746259(1-4)Online publication date: Oct-2016
https://doi.org/10.1109/IEMCON.2016.7746259
Balemarthy DPaily R(2009)Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise AmplifierProceedings of the 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies10.1109/ACT.2009.108(414-418)Online publication date: 28-Dec-2009
https://dl.acm.org/doi/10.1109/ACT.2009.108

Index Terms

A 1.8/2.4-ghz dualband cmos low noise amplifier using miller capacitance tuning
1. Hardware
  1. Integrated circuits
    1. Interconnect
      1. Input / output circuits

Recommendations

Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise Amplifier
ACT '09: Proceedings of the 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies

This paper discusses design of inductively source degenerated dual-band low noise amplifiers (LNA) in a standard CMOS 0.18 μm process. The dual-band LNA can be tuned to either 1.8-GHz or 2.4-GHz. The LNA is implemented both by Miller capacitance tuning ...
A High Gain and Low Flicker Noise CMOS Mixer with Low Flicker Noise Corner Frequency Using Tunable Differential Active Inductor

This paper presents the design of a high conversion gain and low flicker noise down conversion CMOS double balanced Gilbert cell mixer using $$0.18\,\upmu \hbox {m}$$ 0.18 μ m CMOS technology. The high conversion gain and low flicker noise mixer is implemented by using a differential ...
A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques

In this paper, a highly linear CMOS low noise amplifier (LNA) for ultra-wideband applications is presented. The proposed LNA improves both input second- and third-order intercept points (IIP2 and IIP3) by canceling the common-mode part of all ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & Design

August 2008

396 pages

ISBN:9781605581095

DOI:10.1145/1393921

General Chairs:
Vijaykrishnan Narayanan
Penn State University
,
C. P. Ravikumar
Texas Instruments
,
Joerg Henkel
Univeristy of Karlsruhe
,
Ali Keshavarzi
Intel Corporation
,
Program Chairs:
Vojin G. Oklobdzija
University of Texas at Dallas
,
Barry Pangrle
Pangrle Consulting

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 August 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISLPED08

Sponsor:

ISLPED08: International Symposium on Low Power Electronics and Design

August 11 - 13, 2008

Bangalore, India

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
223
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sowmya LKhadar Bhasha SNandan D(2020)A Clear View on Design of Low-Noise Amplifiers Using CMOS TechnologyNext Generation Information Processing System10.1007/978-981-15-4851-2_14(132-142)Online publication date: 14-Jun-2020
https://doi.org/10.1007/978-981-15-4851-2_14
Heidarpur MAhmadi AKandalaft N(2016)Concurrent dual-band 1.8/2.4 GHz LNA using miller effect of the gate-drain capacitor2016 IEEE 7th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)10.1109/IEMCON.2016.7746259(1-4)Online publication date: Oct-2016
https://doi.org/10.1109/IEMCON.2016.7746259
Balemarthy DPaily R(2009)Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise AmplifierProceedings of the 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies10.1109/ACT.2009.108(414-418)Online publication date: 28-Dec-2009
https://dl.acm.org/doi/10.1109/ACT.2009.108

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise Amplifier

A High Gain and Low Flicker Noise CMOS Mixer with Low Flicker Noise Corner Frequency Using Tunable Differential Active Inductor

A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques