Nothing Special   »   [go: up one dir, main page]

skip to main content
article
Open access

Effective management of multiple configurable units using dynamic optimization

Published: 01 December 2006 Publication History

Abstract

As one of the promising efforts to minimize the surging microprocessor power consumption, adaptive computing environments (ACEs), where microarchitectural resources can be dynamically tuned to match a program's run-time requirement and characteristics, are becoming increasingly common. In an ACE, efficient management of the configurable units (CUs) is vital for maximizing the benefit of resource adaptation. ACEs usually have multiple configurable hardware units, necessitating exploration of a large number of combinatorial configurations in order to identify the most energy-efficient configuration. In this paper, we propose an ACE management framework for efficient management of multiple CUs, utilizing dynamic optimization systems' inherent capabilities of detecting and optimizing program hotspots, i.e., dominate code regions. We develop a scheme where hotpot boundaries are used for phase detection and adaptation. The framework achieves good energy reduction on managing multiple CUs with minimal hardware requirements and low implement cost by leveraging the existing infrastructure of a dynamic optimization system. The proposed framework is evaluated by dynamically adapting five CUs with distinct reconfiguration latencies and overheads. Those CUs are issue queue, reorder buffer, level-one data and instruction caches, and level-two cache. Previous research indicates that those five components dominate the energy consumption of a microprocessor. Despite the growing complexity and overhead of adapting five CUs, our technique reduces the energy consumption of those CUs by as much as 45%, while one of the best techniques provided by prior literature achieves less than 15% energy reduction for all CUs.

References

[1]
Albonesi, D. 1998. Dynamic IPC/clock rate optimization. In Proceedings of the 25th International Symposium on Computer Architecture, 282--292.
[2]
Albonesi, D. 2000. Selective cache ways. On-demond cache resource allocation. In Journal of Instruction-Level Parallelism 2. (http://www.jilp.org/vol2/index.html).
[3]
Appern, B., Attanasio, D., Barton, J., Cocchi, A., Lieber, D., Smith, S., and Ngo, T. 1999. Implementing Jalapeno in Java. In Proceedings of the ACM Conference on Object-Oriented Programming Systems, Languages, and Applications. 314--324.
[4]
Bahar, I. and Manne, S. 2001. Power and energy reduction via pipeline balancing. In Proceedings of the 28th International Symposium on Computer Architecture. 218--229.
[5]
Bala, V., Duesterwald, E., and Banerjia, S. 2000. Dynamo: A transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN 2000 Conference of Programming Language Design and Implementation. 1--12.
[6]
Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., and Dwarkadas, S. 2000. Memory hierarchy reconfiguration for energy and performance in general purpose architectures. In Proceedings of the 33rd International Symposium on Microarchitecture, 245--257.
[7]
Baraz, L., Devor, T., Etzion, O., Gondenberg, S., Skaletsky, A., Wang, Y., and Zemach, Y. 2003. IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on itanium-based systems. In Proceedings of the 36th International Symposium on Microarchitecture. 191--201.
[8]
Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture. 83--94.
[9]
Das A., Lu, J., and Hsu, W. 2006. Region monitoring for local phase detection in dynamic optimization systems. In Proceedings of the 2006 International Symposium on Code Generation and Optimization (CGO). 124--134.
[10]
Dehnert, J., Grant, B., Banning, J., Johnson, R., Kistler, T., Klaiber, A., and Mattson, J. 2003. The transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proceedings of the 1st International Symposium on Code Generation and Optimization. 15--24.
[11]
Dhodapkar, A. and Smith, J. 2002. Managing multi-configuration hardware via dynamic working set analysis. In Proceedings of the 29th International Symposium on Computer Architecture. 233--244.
[12]
Dhodapkar, A. and Smith, J. 2003. Comparing program phase detection techniques. In Proceedings of the 36th International Symposium on Microarchitecture. 217--227.
[13]
Dropsho, S., Buyuktosunoglu, A., Balasubramonian, R., Albonesi, D., Dwarkadas, S., Semeraro, G., Magklis, G., and Scott, M. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power. In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, 141--152.
[14]
Dropsho, S., Semeraro, G., Albonesi, D., Magklis, G., and Scott, M. 2004. Dynamically trading frequency for complexity in a GALS microprocessor. In Proceedings of the 37th annual International Symposium on Microarchitecture, 157--168.
[15]
Ebcioglu, K. and Altman, E. 1997. DAISY: Dynamic compilation for 100% architectural compatibility. In Proceedings of the 24th International Symposium on Computer Architecture. 26--37.
[16]
Folegnani, D. and Gonzalez, A. 2001. Energy-effective issue Logic. In Proceedings of the 28th International Symposium on Computer Architecture. 230--239.
[17]
Hu, S., Valluri, M., and John, L. 2005. Effective adaptive computing environment management using a dynamic optimization system. In Proceedings of 2005 International Symposium on Code Generation and Optimization. 63--73.
[18]
Huang, M., Renau, J., and Torrellas, J. 2003. Positional adaptation of processors: Application to energy reduction. In Proceedings of the 30th International Symposium on Computer Architecture. 157--168.
[19]
Huang, M., Renau, J., Yoo, S., and Torrellas, J. 2000. A framework for dynamic energy efficiency and temperature management. In Proceedings of the 33rd International Symposium on Microarchitecture. 202--213.
[20]
Huang, X., Moss, J., McKinley, K., Blackburn, S., and Burger, D. 2003. Dynamic SimpleScalar: Simulating Java virtual machines. The University of Texas at Austin, Department of Computer Sciences. Technical Report TR-03-03.
[21]
IEEE Computer. July 2004. Special issue on Adaptive Computing 37, 7.
[22]
JAVA Technology, http://java.sun.com.
[23]
JAVA HotSpot Technology, http://java.sun.com/products/hotspot/
[24]
Iyer, A. and Marculescu, D. 2002. Microarchitecture-level power management. In IEEE Transactions on VLSI Systems 10, 3, 230--239.
[25]
Kin, J., Gupta, M., and Mangione-Smith, W. 1997. The filter cache: An energy efficient memory structure. In Proceedings of the 30th International Symposium on Microarchitecture. 184--193.
[26]
Lau, J., Schoenmackers, S., and Calder, B. 2005. Transition phase classification and prediction. In Proceedings of the 11th International Symposium on High Performance Computer architecture. 278--289.
[27]
Lau, J., Perelman, E., and Calder, B. 2006. Selecting software phase markers with code structure analysis, In Proceedings of the 2006 International Symposium on Code Generation and Optimization (CGO). 135--146.
[28]
Magklis, G., Scott, M., Semeraro, G., Albonesi, D., and Dropsho, S. 2003. Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. In IEEE Micro 23, 6, 62--68.
[29]
Merten, M., Trick, A., Barnes, R., Nystrom, E., George, C., Gyllenhall, J., and Hwu, W. 2001. An architectural framework for runtime optimization. In IEEE Transactions on Computers 50, 6, 567--589.
[30]
Microsoft. NET technology, http://www.microsoft.com/net/
[31]
Pereira, C., Lau, J., Calder, B., and Gupta, R. 2005. Dynamic phase analysis for cycle-close trace generation.
[32]
Ponomarev, D., Kucuk, G., and Ghose, K. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proceedings of the 34th International Symposium on Microarchitecture. 90--101.
[33]
Sasanka, R., Hughes, C., Adve, S. 2002. Joint local and global hardware adaptations for energy. In Proceedings of the 2002 International Conference on Architectural Support for Programming Language and Operating Systems. 144--155.
[34]
Shen, X., Zhong, Y., and Ding, C. 2004. Locality phase prediction. In Proceedings of the 11th International Conference on Architectural Support for Programming, Languages, and Operating Systems. 165--176.
[35]
Sherwood, T. Sair, S., and Calder, B. 2003. Phase tracking and prediction. In Proceedings of the 30th International Symposium on Computer Architecture. 336--349.
[36]
Sherwood, T., Perelman, E., Hamerly, G., Sair, S., and Calder, B. 2003. Discovering and exploiting program phases. In IEEE MICRO, 23, 6, 84--93.
[37]
Shuf, Y., Serrano, M., Gupta, M., and Singh, J. 2001. Characterizing the memory behavior of Java workloads: A structured view and opportunities for optimizations. In Proceedings of the 2001 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. 194--205.
[38]
SPECjvm98 Benchmarks, http://www.spec.org/osg/jvm98.
[39]
Wu, Y., Breternitz, M., Quek, J., Etzion, O., and Fang, J. 2004. The accuracy of initial prediction in two-phase dynamic binary translators. In Proceedings of the 2nd International Symposium on Code Generation and Optimization. 227--238.

Cited By

View all
  • (2016)ReferencesModeling and Optimization of Parallel and Distributed Embedded Systems10.1002/9781119086383.refs(349-368)Online publication date: 8-Jan-2016
  • (2013)Exploiting dynamic phase distance mapping for phase-based tuning of embedded systems2013 IEEE 31st International Conference on Computer Design (ICCD)10.1109/ICCD.2013.6657066(363-368)Online publication date: Oct-2013
  • (2013)A lightweight dynamic optimization methodology and application metrics estimation model for wireless sensor networksSustainable Computing: Informatics and Systems10.1016/j.suscom.2013.01.0033:2(94-108)Online publication date: Jun-2013
  • Show More Cited By

Index Terms

  1. Effective management of multiple configurable units using dynamic optimization

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Transactions on Architecture and Code Optimization
    ACM Transactions on Architecture and Code Optimization  Volume 3, Issue 4
    December 2006
    169 pages
    ISSN:1544-3566
    EISSN:1544-3973
    DOI:10.1145/1187976
    Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 December 2006
    Published in TACO Volume 3, Issue 4

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Adaptive computing environment (ACE)
    2. dynamic optimization
    3. hotspots
    4. power dissipation

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)48
    • Downloads (Last 6 weeks)8
    Reflects downloads up to 12 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2016)ReferencesModeling and Optimization of Parallel and Distributed Embedded Systems10.1002/9781119086383.refs(349-368)Online publication date: 8-Jan-2016
    • (2013)Exploiting dynamic phase distance mapping for phase-based tuning of embedded systems2013 IEEE 31st International Conference on Computer Design (ICCD)10.1109/ICCD.2013.6657066(363-368)Online publication date: Oct-2013
    • (2013)A lightweight dynamic optimization methodology and application metrics estimation model for wireless sensor networksSustainable Computing: Informatics and Systems10.1016/j.suscom.2013.01.0033:2(94-108)Online publication date: Jun-2013
    • (2012)An MDP-Based Dynamic Optimization Methodology for Wireless Sensor NetworksIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2011.20823:4(616-625)Online publication date: 1-Apr-2012
    • (2012)Online algorithms for wireless sensor networks dynamic optimization2012 IEEE Consumer Communications and Networking Conference (CCNC)10.1109/CCNC.2012.6181082(180-187)Online publication date: Jan-2012
    • (2010)A lightweight dynamic optimization methodology for wireless sensor networks2010 IEEE 6th International Conference on Wireless and Mobile Computing, Networking and Communications10.1109/WIMOB.2010.5644982(129-136)Online publication date: Oct-2010

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Full Access

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media