Article

Free access

Instruction level profiling and evaluation of the IBM/6000

Authors:

John P. ShenAuthors Info & Claims

ISCA '91: Proceedings of the 18th annual international symposium on Computer architecture

Pages 180 - 189

https://doi.org/10.1145/115952.115971

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

M. Johnson, Superscalar Micr'opvocessor Design. Englewood Cliffs, NJ: Prentice-ttall, Inc., 1991.

Google Scholar

[2]

D. W. Wall. "Link-time code inodification,'. Digital Western Research Laboratory, Research Report 89/17, Sep. 1989.

Google Scholar

[3]

A. Borg, R. E. Kessler, and D. W. Wall, "Generation and analysis of very long address traces," in Proceedings of the 17th International Symposium on Computer Architecture, May 1990, pp. 270-279.

Digital Library

Google Scholar

[4]

A. Borg, R. E. Kessler, G. Lazana, and D. Wall. "Long address traces from RISC machines: Generation and analysis,". Digital Western Research Laboratory, Research Report 89/14, 1989.

Google Scholar

[5]

J. L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach. San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1989.

Digital Library

Google Scholar

[6]

P. S. Hauge, ed., IBM Journal of Research and Development. IBM Corporation, Jan. 1990. Special Issue on the RS/6000.

Google Scholar

[7]

"SPEC newsletter,". Systems Peiformanee Evaluation Cooperative, Spring 1990.

Google Scholar

[8]

M. Misra, ed., IBM RISC Syslem/6000 Technology. IBM Corporation, 1990. IBM Publication SA23-2619.

Google Scholar

[9]

"MIPS language programmer's guide:,'. MIPS Computer Systems, Inc., 1986.

Google Scholar

[10]

IBM RISC System/6000, XL C Use,"s Guide. IBM Corporation, 1990. IBM Publication SC09- 1259.

Google Scholar

[11]

N. P. Jouppi, "The nonuniform distribution of instruction-level and machine parallelism and its effect on performance.," IEEE Trcmsactions on Computers, vol. 38, pp. 1645-1658, Dec. 1989.

Digital Library

Google Scholar

[12]

C. B. Hall and K. O'Brien, "Performance characteristics of architectural features of the IBM RISC system/6000," in Proceedings of ASPLOS-IV, 1991.

Digital Library

Google Scholar

Cited By

View all

Arasteh BMiremadi SRahmani A(2014)Developing Inherently Resilient Software Against Soft-Errors Based on Algorithm Level Inherent FeaturesJournal of Electronic Testing: Theory and Applications10.1007/s10836-014-5438-830:2(193-212)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1007/s10836-014-5438-8
Selvamani KTaha TGuimaraes M(2005)Estimating critical region parallelism to guide platform retargetingProceedings of the 43rd annual ACM Southeast Conference - Volume 110.1145/1167350.1167403(168-173)Online publication date: 18-Mar-2005
https://dl.acm.org/doi/10.1145/1167350.1167403
Limousin CVartanian ABéchennec J(1999)PopSPY: A PowerPC Instrumentation Tool for Multiprocessor SimulationEuro-Par’99 Parallel Processing10.1007/3-540-48311-X_32(262-265)Online publication date: 6-Aug-1999
https://doi.org/10.1007/3-540-48311-X_32
Show More Cited By

Index Terms

Instruction level profiling and evaluation of the IBM/6000
1. Computer systems organization
  1. Architectures
    1. Other architectures
2. General and reference
  1. Cross-computing tools and techniques
    1. Performance

Recommendations

Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors
Supercomputing '90: Proceedings of the 1990 ACM/IEEE conference on Supercomputing

RISC System/6000 computers are workstations with a reduced instruction set processor recently developed by IBM. This report details the performance of the 6000-series computers as measured using a set of portable, standard-Fortran, computationally-...
IBM RISC System/6000: Architecture and Performance

The IBM RISC System/6000, a superscalar microprocessor, is presented. The architecture of this processor has its instruction set specifically designed for a superscalar machine containing three independent units-branch, fixed-point, and floating-point. ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISCA '91: Proceedings of the 18th annual international symposium on Computer architecture

April 1991

399 pages

ISBN:0897913949

DOI:10.1145/115952

Chairman:
Zvonko Vranesic

ACM SIGARCH Computer Architecture News Volume 19, Issue 3
Special Issue: Proceedings of the 18th annual international symposium on Computer architecture (ISCA '91)
May 1991
375 pages
ISSN:0163-5964
DOI:10.1145/115953
Editor:
Zvonko Vranesic
Univ. of Toronto, Toronto, Canada
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA91

Sponsor:

SIGARCH
IEEE-CS

ISCA91: 18th International Symposium on Computer Architecture

May 27 - 30, 1991

Ontario, Toronto, Canada

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

30
Total Citations
View Citations
467
Total Downloads

Downloads (Last 12 months)89
Downloads (Last 6 weeks)17

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Arasteh BMiremadi SRahmani A(2014)Developing Inherently Resilient Software Against Soft-Errors Based on Algorithm Level Inherent FeaturesJournal of Electronic Testing: Theory and Applications10.1007/s10836-014-5438-830:2(193-212)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1007/s10836-014-5438-8
Selvamani KTaha TGuimaraes M(2005)Estimating critical region parallelism to guide platform retargetingProceedings of the 43rd annual ACM Southeast Conference - Volume 110.1145/1167350.1167403(168-173)Online publication date: 18-Mar-2005
https://dl.acm.org/doi/10.1145/1167350.1167403
Limousin CVartanian ABéchennec J(1999)PopSPY: A PowerPC Instrumentation Tool for Multiprocessor SimulationEuro-Par’99 Parallel Processing10.1007/3-540-48311-X_32(262-265)Online publication date: 6-Aug-1999
https://doi.org/10.1007/3-540-48311-X_32
Rose CFlanagan J(1996)Constructing instruction traces from cache-filtered address traces (CITCAT)ACM SIGARCH Computer Architecture News10.1145/242694.24699024:5(1-8)Online publication date: 1-Dec-1996
https://dl.acm.org/doi/10.1145/242694.246990
John LReddy VHulina PCoraor L(1995)Program balance and its impact on high performance RISC architecturesProceedings of the 1st IEEE Symposium on High-Performance Computer Architecture10.5555/527072.822633Online publication date: 22-Jan-1995
https://dl.acm.org/doi/10.5555/527072.822633
Maynard ADonnelly COlszewski B(1994)Contrasting characteristics and cache performance of technical and multi-user commercial workloadsACM SIGOPS Operating Systems Review10.1145/381792.19552428:5(145-156)Online publication date: 1-Nov-1994
https://dl.acm.org/doi/10.1145/381792.195524
Maynard ADonnelly COlszewski BBaskett FClark D(1994)Contrasting characteristics and cache performance of technical and multi-user commercial workloadsProceedings of the sixth international conference on Architectural support for programming languages and operating systems10.1145/195473.195524(145-156)Online publication date: 1-Nov-1994
https://dl.acm.org/doi/10.1145/195473.195524
Maynard ADonnelly COlszewski B(1994)Contrasting characteristics and cache performance of technical and multi-user commercial workloadsACM SIGPLAN Notices10.1145/195470.19552429:11(145-156)Online publication date: 1-Nov-1994
https://dl.acm.org/doi/10.1145/195470.195524
Cvetanovic ZBhandarkar D(1994)Characterization of alpha AXP performance using TP and SPEC workloadsACM SIGARCH Computer Architecture News10.1145/192007.19201722:2(60-70)Online publication date: 1-Apr-1994
https://dl.acm.org/doi/10.1145/192007.192017
Talcott AYamamoto WSerrano MWood RNemirovsky M(1994)The impact of unresolved branches on branch prediction scheme performanceACM SIGARCH Computer Architecture News10.1145/192007.19201322:2(12-21)Online publication date: 1-Apr-1994
https://dl.acm.org/doi/10.1145/192007.192013
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors

IBM RISC System/6000: Architecture and Performance

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading