default search action

combined dblp search
author search
venue search
publication search

ask others

"Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs."

Cristiana Bolchini et al. (2020)

> Home

Details and statistics

DOI: 10.1109/IOLTS50870.2020.9159746

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/BolchiniCMM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/BolchiniCMM20
Cristiana Bolchini, Luca Cassano, Andrea Mazzeo, Antonio Miele:
Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs. IOLTS 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.