default search action

combined dblp search
author search
venue search
publication search

ask others

"An Energy Efficient Sub-Threshold Baseband Processor Architecture for ..."

Vivienne Sze et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2006.1660802

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/SzeBBC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/SzeBBC06
Vivienne Sze, Raúl Blázquez, Manish Bhardwaj, Anantha P. Chandrakasan:
An Energy Efficient Sub-Threshold Baseband Processor Architecture for Pulsed Ultra-Wideband Communications. ICASSP (3) 2006: 908-911

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.