default search action

combined dblp search
author search
venue search
publication search

ask others

"Efficient realization of RTD-CMOS logic gates."

Juan Núñez, Maria J. Avedillo, José M. Quintana (2011)

> Home

Details and statistics

DOI: 10.1145/1973009.1973090

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/NunezAQ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/NunezAQ11
Juan Núñez, Maria J. Avedillo, José M. Quintana:
Efficient realization of RTD-CMOS logic gates. ACM Great Lakes Symposium on VLSI 2011: 387-390

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.