default search action

combined dblp search
author search
venue search
publication search

ask others

"Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point ..."

Javier D. Bruguera, Tomás Lang (2005)

> Home

Details and statistics

DOI: 10.1109/ARITH.2005.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/arith/BrugueraL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arith/BrugueraL05
Javier D. Bruguera, Tomás Lang:
Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition. IEEE Symposium on Computer Arithmetic 2005: 42-51

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.