default search action
ACM Transactions on Embedded Computing Systems, Volume 18
Volume 18, Number 1, February 2019
- Sandeep K. Shukla:
Editorial: Human Factors in Embedded Computing.
- Patricia Derler, Klaus Schneider
, Jean-Pierre Talpin:
Guest Editorial: Special Issue of ACM TECS on the ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE 2017). 1:1-1:2 - Pierluigi Nuzzo
Stochastic Assume-Guarantee Contracts for Cyber-Physical System Design. 2:1-2:26 - Guillaume Plassan
Mining Missing Assumptions from Counter-Examples. 3:1-3:25 - Andreas Fellner
Model-based, Mutation-driven Test-case Generation Via Heuristic-guided Branching Search. 4:1-4:28 - Stephen A. Edwards
Compositional Dataflow Circuits. 5:1-5:27 - Thomas N. Reynolds, Adam M. Procter, William L. Harrison, Gerard Allwein:
The Mechanized Marriage of Effects and Monads with Applications to High-assurance Hardware. 6:1-6:26 - Sudipta Chattopadhyay, Moritz Beck, Ahmed Rezine, Andreas Zeller
Quantifying the Information Leakage in Cache Attacks via Symbolic Execution. 7:1-7:27
- Taeju Park
EACAN: Reliable and Resource-Efficient CAN Communications. 8:1-8:23 - Daniel J. Pederson
The Bionode: A Closed-Loop Neuromodulation Implant. 9:1-9:20 - Vanchinathan Venkataramani
Scratchpad-Memory Management for Multi-Threaded Applications on Many-Core Architectures. 10:1-10:28 - Abhishek Rhisheekesan
Control Flow Checking or Not? (for Soft Errors). 11:1-11:25
Volume 18, Number 2, April 2019
- Debapriya Basu Roy
Combining PUF with RLUTs: A Two-party Pay-per-device IP Licensing Scheme on FPGAs. 12:1-12:22 - Guanwen Zhong
Synergy: An HW/SW Framework for High Throughput CNNs on Embedded Heterogeneous SoC. 13:1-13:23 - Krishnendu Guha
Stigmergy-Based Security for SoC Operations From Runtime Performance Degradation of SoC Components. 14:1-14:26 - Alif Ahmed
Cache Reconfiguration Using Machine Learning for Vulnerability-aware Energy Optimization. 15:1-15:24 - George Lentaris
Single- and Multi-FPGA Acceleration of Dense Stereo Vision for Planetary Rovers. 16:1-16:27 - Salah S. Harb
FPGA Implementation of the ECC Over GF(2m) for Small Embedded Applications. 17:1-17:19 - Abbas Arghavani, Haibo Zhang
Chimp: A Learning-based Power-aware Communication Protocol for Wireless Body Area Networks. 18:1-18:26
Volume 18, Number 3, June 2019
- Sandeep K. Shukla:
Editorial: Reflections on the History of Cyber-Physical versus Embedded Systems. - Zhe Jiang
BlueIO: A Scalable Real-Time Hardware I/O Virtualization System for Many-core Embedded Systems. 19:1-19:25 - Farid Molazem Tabrizi, Karthik Pattabiraman:
Design-Level and Code-Level Security Analysis of IoT Devices. 20:1-20:25 - Bruce Belson
A Survey of Asynchronous Programming Using Coroutines in the Internet of Things and Embedded Systems. 21:1-21:21
- Lejla Batina, Sherman S. M. Chow
Introduction to the Special Issue on Cryptographic Engineering for Internet of Things: Security Foundations, Lightweight Solutions, and Attacks. 22:1-22:3 - Lu Zhou, Chunhua Su, Zhi Hu, Sokjoon Lee
Lightweight Implementations of NIST P-256 and SM2 ECC on 8-bit Resource-Constraint Embedded Device. 23:1-23:13 - Furkan Turan
Compact and Flexible FPGA Implementation of Ed25519 and X25519. 24:1-24:21 - Weiqiang Liu
XOR-Based Low-Cost Reconfigurable PUFs for IoT Security. 25:1-25:21 - Robert P. Lee
Ensuring Secure Application Execution and Platform-Specific Execution in Embedded Devices. 26:1-26:21 - Amina Cherif, Malika Belkadi, Damien Sauveron
A Lightweight and Secure Data Collection Serverless Protocol Demonstrated in an Active RFIDs Scenario. 27:1-27:27 - Lu Zhou, Chunhua Su, Kuo-Hui Yeh:
A Lightweight Cryptographic Protocol with Certificateless Signature for the Internet of Things. 28:1-28:10 - Letian Sha, Fu Xiao, Haiping Huang, Yu Chen, Ruchuan Wang:
Catching Escapers: A Detection Method for Advanced Persistent Escapers in Industry Internet of Things Based on Identity-based Broadcast Encryption (IBBE). 29:1-29:25
Volume 18, Number 4, August 2019
- Sandeep K. Shukla:
Editorial: Adversaries and Robustness. - Rehan Ahmed, Bernhard Buchli, Stefan Draskovic, Lukas Sigrist
Optimal Power Management with Guaranteed Minimum Energy Utilization for Solar Energy Harvesting Systems. 30:1-30:26 - Daibo Liu
Contention-Detectable Mechanism for Receiver-Initiated MAC. 31:1-31:27 - Xiaokang Wang, Laurence T. Yang
NQA: A Nested Anti-collision Algorithm for RFID Systems. 32:1-32:21 - Fang Su, Yongpan Liu, Xiao Sheng, Hyung Gyu Lee, Naehyuck Chang, Huazhong Yang:
A Task Failure Rate Aware Dual-Channel Solar Power System for Nonvolatile Sensor Nodes. 33:1-33:21 - Mounika Ponugoti, Aleksandar Milenkovic
Enabling On-the-Fly Hardware Tracing of Data Reads in Multicores. 34:1-34:27 - Zaid Al-bayati
Partitioning and Selection of Data Consistency Mechanisms for Multicore Real-Time Systems. 35:1-35:28 - Gaddiel Desirena-Lopez, Antonio Ramírez-Treviño
Thermal-aware Real-time Scheduling Using Timed Continuous Petri Nets. 36:1-36:24 - Marcelo Ruaro
Self-Adaptive QoS Management of Computation and Communication Resources in Many-Core SoCs. 37:1-37:21 - G. G. Md. Nawaz Ali
Cooperative Cache Transfer-based On-demand Network Coded Broadcast in Vehicular Networks. 38:1-38:20
Volume 18, Number 5, October 2019
- Yu-Chieh Chen, Chin-Chen Chang, Ramesh Perumal
Optimization and Implementation of Wavelet-based Algorithms for Detecting High-voltage Spindles in Neuron Signals. 39:1-39:16 - Michail Noltsis, Nikolaos Zambelis
A Closed-Loop Controller to Ensure Performance and Temperature Constraints for Dynamic Applications. 40:1-40:24 - Guy Durrieu, Claire Pagetti
GRec: Automatic Computation of Reconfiguration Graphs for Multi-core Platforms. 41:1-41:24 - Siwen Zhu, Yi Tang, Junxiang Zheng, Yongzhi Cao
Sample Essentiality and Its Application to Modeling Attacks on Arbiter PUFs. 42:1-42:25 - Manuel Strobel
Power-mode-aware Memory Subsystem Optimization for Low-power System-on-Chip Design. 43:1-43:25 - Mohammad Motamedi
Distill-Net: Application-Specific Distillation of Deep Convolutional Neural Networks for Resource-Constrained IoT Platforms. 44:1-44:20 - Quan Zhou, Guohui Li, Jianjun Li, Chenggang Deng, Ling Yuan:
Response Time Analysis for Tasks with Fixed Preemption Points under Global Scheduling. 111:1-111:23
Volume 18, Number 5s, October 2019
- Jiecao Yu, Andrew Lukefahr, Reetuparna Das
TF-Net: Deploying Sub-Byte Deep Neural Networks on Microcontrollers. 45:1-45:21 - Larissa Rozales Gonçalves, Rafael Fão de Moura, Luigi Carro:
Aggressive Energy Reduction for Video Inference with Software-only Strategies. 46:1-46:20 - Jeff Jun Zhang, Parul Raj, Shuayb Zarar, Amol Ambardekar, Siddharth Garg:
CompAct: On-chip <underline>Com</underline>pression of <underline>Act</underline>ivations for Low Power Systolic Array Based CNN Acceleration. 47:1-47:24 - Jorge Castro-Godínez
ECAx: Balancing Error Correction Costs in Approximate Accelerators. 48:1-48:20 - Ganapati Bhat, Yigit Tuncel
An Ultra-Low Energy Human Activity Recognition Accelerator for Wearable Health Applications. 49:1-49:22 - Dhananjaya Wijerathne, Zhaoying Li, Manupa Karunarathne, Anuj Pathania, Tulika Mitra
CASCADE: High Throughput Data Streaming via Decoupled Access-Execute CGRA. 50:1-50:26 - Francesco Restuccia, Marco Pagani, Alessandro Biondi
Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs. 51:1-51:22 - Sumit K. Mandal
Analytical Performance Models for NoCs with Multiple Priority Traffic Classes. 52:1-52:21 - Shihao Song, Anup Das
Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories. 53:1-53:25 - Aditya Sridhar, Mohamed Ibrahim, Krishnendu Chakrabarty
Synterface: Efficient Chip-to-World Interfacing for Flow-Based Microfluidic Biochips Using Pin-Count Minimization. 54:1-54:21 - Minsu Kim
Output-based Intermediate Representation for Translation of Test-pattern Program. 55:1-55:22 - Lucas Bragança da Silva, Ricardo S. Ferreira, Michael Canesche, Marcelo M. Menezes, Maria D. Vieira, Jeronimo Costa Penha
READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications. 56:1-56:20 - Sunghyun Park, Youfeng Wu, Janghaeng Lee, Amir Aupov
Multi-objective Exploration for Practical Optimization Decisions in Binary Translation. 57:1-57:19 - Marco Dürr
End-to-End Timing Analysis of Sporadic Cause-Effect Chains in Distributed Systems. 58:1-58:24 - Marcos T. Leipnitz
High-Level Synthesis of Approximate Designs under Real-Time Constraints. 59:1-59:21 - Samah Mohamed Saeed, Robert Wille, Ramesh Karri
Locking the Design of Building Blocks for Quantum Circuits. 60:1-60:15
- Ram Prasad Mohanty
SWARAM: Portable Energy and Cost Efficient Embedded System for Genomic Processing. 61:1-61:24 - Jihye Kim, Jiwon Lee, Hankyung Ko, Donghwan Oh
AuthCropper: Authenticated Image Cropper for Privacy Preserving Surveillance Systems. 62:1-62:17 - Daniel D. Fong
Optode Design Space Exploration for Clinically-robust Non-invasive Fetal Oximetry. 63:1-63:22 - Lokesh Siddhu, Preeti Ranjan Panda:
PredictNcool: Leakage Aware Thermal Management for 3D Memories Using a Lightweight Temperature Predictor. 64:1-64:22 - Chenlin Ma, Zhaoyan Shen, Lei Han, Zili Shao:
RMW-F: A Design of RMW-Free Cache Using Built-in NAND-Flash for SMR Storage. 65:1-65:18 - Yu-Pei Liang, Tseng-Yi Chen
Enabling Sequential-write-constrained B+-tree Index Scheme to Upgrade Shingled Magnetic Recording Storage Performance. 66:1-66:20 - Weiwen Jiang, Edwin H.-M. Sha, Xinyi Zhang, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu:
Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference. 67:1-67:23 - Wei-Chen Wang
Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems. 68:1-68:22 - Zhengguo Chen
DWMAcc: Accelerating Shift-based CNNs with Domain Wall Memories. 69:1-69:19 - Shail Dave
dMazeRunner: Executing Perfectly Nested Loops on Dataflow Accelerators. 70:1-70:27 - Stefano Spellini
Compositional Design of Multi-Robot Systems Control Software on ROS. 71:1-71:24 - Hashan Roshantha Mendis, Pi-Cheng Hsiu
Accumulative Display Updating for Intermittent Systems. 72:1-72:22 - Biruk B. Seyoum, Alessandro Biondi
FLORA: FLoorplan Optimizer for Reconfigurable Areas in FPGAs. 73:1-73:20 - Kasra Moazzemi, Biswadip Maity, Saehanseul Yi
HESSLE-FREE: <u>He</u>terogeneou<u>s</u> <u>S</u>ystems <u>Le</u>veraging <u>F</u>uzzy Control for <u>R</u>untim<u>e</u> Resourc<u>e</u> Management. 74:1-74:19 - Abhishek Vashist, Andrew Keats, Sai Manoj Pudukotai Dinakarrao
Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips. 75:1-75:20 - Alexy Torres Aurora Dugo, Jean-Baptiste Lefoul, Felipe Gohring de Magalhaes, Dahman Assal, Gabriela Nicolescu:
Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS. 76:1-76:20 - Aryan Deshwal, Nitthilan Kannappan Jayakodi, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande:
MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems. 77:1-77:23 - Fedor Smirnov, Behnaz Pourmohseni
IGOR, Get Me the Optimum! Prioritizing Important Design Decisions During the DSE of Embedded Systems. 78:1-78:22 - Zhongqi Cheng, Rainer Dömer:
Analyzing Variable Entanglement for Parallel Simulation of SystemC TLM-2.0 Models. 79:1-79:20 - Minjun Seo, Fadi J. Kurdahi
Efficient Tracing Methodology Using Automata Processor. 80:1-80:18 - Hadi Brais, Preeti Ranjan Panda:
Alleria: An Advanced Memory Access Profiling Framework. 81:1-81:22 - Kartikeya Bhardwaj, Chingyi Lin, Anderson L. Sartor, Radu Marculescu:
Memory- and Communication-Aware Model Compression for Distributed Deep Learning Inference on IoT. 82:1-82:22 - Kamyar Mirzazad Barijough, Zhuoran Zhao, Andreas Gerstlauer:
Quality/Latency-Aware Real-time Scheduling of Distributed Streaming IoT Applications. 83:1-83:23
- Youchao Wang, Sam Willis, Vasileios Tsoutsouras, Phillip Stanley-Marbell:
Deriving Equations from Sensor Data Using Dimensional Function Synthesis. 84:1-84:22 - Xiaotian Dai
A Dual-Mode Strategy for Performance-Maximisation and Resource-Efficient CPS Design. 85:1-85:20 - Roberto Passerone, Íñigo Íncer Romeo
Coherent Extension, Composition, and Merging Operators in Contract Models for System Design. 86:1-86:23 - Omar I. Al-Bataineh, David S. Rosenblum, Mark Reynolds
Efficient Decentralized LTL Monitoring Framework Using Tableau Technique. 87:1-87:21 - Jan Baumeister, Bernd Finkbeiner, Maximilian Schwenger, Hazem Torfah
FPGA Stream-Monitoring of Real-time Properties. 88:1-88:24 - Levente Bajczi
Will My Program Break on This Faulty Processor?: Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software. 89:1-89:21 - Youngmoon Lee
Thermal-Aware Scheduling for Integrated CPUs-GPU Platforms. 90:1-90:25 - Peng Chen, Weichen Liu
Timing-Anomaly Free Dynamic Scheduling of Conditional DAG Tasks on Multi-Core Systems. 91:1-91:19 - Yu Wang
Statistical Verification of Hyperproperties for Cyber-Physical Systems. 92:1-92:23 - Zhengxiong Luo
Polar: Function Code Aware Fuzz Testing of ICS Protocol. 93:1-93:22 - Youcheng Sun
Structural Test Coverage Criteria for Deep Neural Networks. 94:1-94:23 - Yi-Ting Lin, Hsiang Hsu, Shang-Chien Lin, Chung-Wei Lin, Iris Hui-Ru Jiang, Changliu Liu:
Graph-Based Modeling, Scheduling, and Verification for Intersection Management of Intelligent Vehicles. 95:1-95:21 - Panagiotis Kyriakis, Jyotirmoy V. Deshmukh, Paul Bogdan:
Specification Mining and Robust Design under Uncertainty: A Stochastic Temporal Logic Approach. 96:1-96:21 - Bineet Ghosh, Parasara Sridhar Duggirala:
Robust Reachable Set: Accounting for Uncertainties in Linear Dynamical Systems. 97:1-97:22 - Ratan Lal
Counterexample Guided Abstraction Refinement for Polyhedral Probabilistic Hybrid Systems. 98:1-98:23 - Parasara Sridhar Duggirala, Stanley Bak:
Aggregation Strategies in Reachable Set Computation of Hybrid Systems. 99:1-99:21 - Mahmoud Salamati, Rocco Salvia, Eva Darulova
Memory-Efficient Mixed-Precision Implementations for Robust Explicit Model Predictive Control. 100:1-100:19 - Florian Arrestier, Karol Desnos, Eduardo Juárez
Numerical Representation of Directed Acyclic Graphs for Efficient Dataflow Embedded Resource Allocation. 101:1-101:22 - Andreas Ziegler
Honey, I Shrunk the ELFs: Lightweight Binary Tailoring of Shared Libraries. 102:1-102:23 - Runyu Pan, Gabriel Parmer:
MxU: Towards Predictable, Flexible, and Efficient Memory Access Control for the Secure IoT. 103:1-103:20 - Keun Soo Yim
Treble: Fast Software Updates by Creating an Equilibrium in an Active Software Ecosystem of Globally Distributed Stakeholders. 104:1-104:23 - Hoang-Dung Tran, Feiyang Cai, Diego Manzanas Lopez, Patrick Musau, Taylor T. Johnson
Safety Verification of Cyber-Physical Systems with Reinforcement Learning Control. 105:1-105:22 - Chao Huang, Jiameng Fan, Wenchao Li, Xin Chen, Qi Zhu:
ReachNN: Reachability Analysis of Neural-Network Controlled Systems. 106:1-106:22 - Shakiba Yaghoubi, Georgios Fainekos
Worst-case Satisfaction of STL Specifications Using Feedforward Neural Network Controllers: A Lagrange Multipliers Approach. 107:1-107:20 - Dominic Oehlert
Code-Inherent Traffic Shaping for Hard Real-Time Systems. 108:1-108:21 - Muhammad Ali Awan
Techniques and Analysis for Mixed-criticality Scheduling with Mode-dependent Server Execution Budgets. 109:1-109:23 - Joost van Pinxten, Marc Geilen
Parametric Scheduler Characterization. 110:1-110:25
Volume 18, Number 6, January 2020
- Sandeep K. Shukla:
Editorial: Embedded Computing and Society. 112:1-112:3 - Shubham Jain
CxDNN: Hardware-software Compensation Methods for Deep Neural Networks on Resistive Crossbar Systems. 113:1-113:23 - Saideep Tiku
Overcoming Security Vulnerabilities in Deep Learning-based Indoor Localization Frameworks on Mobile Devices. 114:1-114:24 - Sakshi Tiwari
REAL: REquest Arbitration in Last Level Caches. 115:1-115:24 - Surinder Sood
Robust Design and Validation of Cyber-physical Systems. 116:1-116:21 - Jia Zhou
BTMonitor: Bit-time-based Intrusion Detection and Attacker Identification in Controller Area Network. 117:1-117:23 - Mengquan Li
Hardware-Software Collaborative Thermal Sensing in Optical Network-on-Chip-based Manycore Systems. 118:1-118:24 - Katayoun Neshatpour, Houman Homayoun, Avesta Sasan:
ICNN: The Iterative Convolutional Neural Network. 119:1-119:27 - Gustav Cedersjö
Tÿcho: A Framework for Compiling Stream Programs. 120:1-120:25 - Zain Alabedin Haj Hammadeh
Weakly-hard Real-time Guarantees for Earliest Deadline First Scheduling of Independent Tasks. 121:1-121:25 - Gnanambikai Krishnakumar
ALEXIA: A Processor with Lightweight Extensions for Memory Safety. 122:1-122:27 - Kaige Yan, Jingweijia Tan, Longjun Liu
Toward Customized Hybrid Fuel-Cell and Battery-powered Mobile Device for Individual Users. 123:1-123:20
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-14 20:50 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: