Microprocessor Systems and Interfacing (Eee342) : Dr. Omer Chughtai Assistant Professor, CUI, Wah Campus Email
Microprocessor Systems and Interfacing (Eee342) : Dr. Omer Chughtai Assistant Professor, CUI, Wah Campus Email
Microprocessor Systems and Interfacing (Eee342) : Dr. Omer Chughtai Assistant Professor, CUI, Wah Campus Email
INTERFACING (EEE342)
Dedicated Adder to
generate 20 bit address
5
8086 Microprocessor
Architecture Bus Interface Unit (BIU)
6
8086 Microprocessor
Architecture Bus Interface Unit (BIU)
7
8086 Microprocessor
Architecture Bus Interface Unit (BIU)
8
8086 Microprocessor
Architecture Bus Interface Unit (BIU)
9
8086 Microprocessor
Architecture Bus Interface Unit (BIU)
Instruction queue
A group of First-In-First-
Out (FIFO) in which up to
6 bytes of instruction
code are pre fetched
from the memory ahead
of time.
10
8086 Microprocessor
Architecture Execution Unit (EU)
EU decodes and
executes instructions.
A decoder in the EU
control system
translates instructions.
and
Some of the 16 bit registers can be
Index registers (Source used as two 8 bit registers as :
Index, Destination Index)
each of 16-bits AX can be used as AH and AL
BX can be used as BH and BL
CX can be used as CH and CL 11
DX can be used as DH and DL
8086 Microprocessor
Architecture Execution Unit (EU)
12
8086 Microprocessor
Architecture Execution Unit (EU)
13
8086 Microprocessor
Architecture Execution Unit (EU)
Example:
14
8086 Microprocessor
Architecture Execution Unit (EU)
15
8086 Microprocessor
Architecture Execution Unit (EU)
16
8086 Microprocessor
Architecture Execution Unit (EU)
17
8086 Microprocessor
Architecture Execution Unit (EU)
18
8086 Microprocessor
Architecture Execution Unit (EU)
Auxiliary Carry Flag
Carry Flag
Flag Register This is set, if there is a carry from the
This flag is set, when there is
lowest nibble, i.e, bit three during
addition, or borrow for the lowest a carry out of MSB in case of
nibble, i.e, bit three, during addition or a borrow in case
subtraction. of subtraction.
This flag is set, when the This flag is set, if the result of This flag is set to 1, if the lower
result of any computation the computation or comparison byte of the result contains even
is negative performed by an instruction is number of 1’s ; for odd number
zero of 1’s set to zero.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
OF DF IF TF SF ZF AF PF CF
Tarp Flag
Over flow Flag If this flag is set, the processor
This flag is set, if an overflow occurs, i.e, if the result of a signed enters the single step execution
operation is large enough to accommodate in a destination
mode by generating internal
register. The result is of more than 7-bits in size in case of 8-bit
signed operation and more than 15-bits in size in case of 16-bit interrupts after the execution of
sign operations, then the overflow will be set. each instruction
8086 registers
categorized 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
into 4 groups OF DF IF TF SF ZF AF PF CF