Ads1241 Datasheet
Ads1241 Datasheet
Ads1241 Datasheet
124
0
ADS1240
ADS
124
1
ADS1241
SBAS173F – JUNE 2001 – REVISED OCTOBER 2013
24-Bit
ANALOG-TO-DIGITAL CONVERTER
FEATURES DESCRIPTION
● 24 BITS NO MISSING CODES The ADS1240 and ADS1241 are precision, wide dynamic range,
● SIMULTANEOUS 50Hz AND 60Hz REJECTION delta-sigma, Analog-to-Digital (A/D) converters with 24-bit resolution
(–90dB MINIMUM) operating from 2.7V to 5.25V power supplies. The delta-sigma A/D
● 0.0015% INL converter provides up to 24 bits of no missing code performance and
effective resolution of 21 bits.
● 21 BITS EFFECTIVE RESOLUTION
(PGA = 1), 19 BITS (PGA = 128) The input channels are multiplexed. Internal buffering can be
selected to provide very high input impedance for direct connection
● PGA GAINS FROM 1 TO 128 to transducers or low-level voltage signals. Burnout current sources
● SINGLE CYCLE SETTLING are provided that allow for detection of an open or shorted sensor.
● PROGRAMMABLE DATA OUTPUT RATES An 8-bit Digital-to-Analog (D/A) converter provides an offset cor-
● EXTERNAL DIFFERENTIAL REFERENCE rection with a range of 50% of the Full-Scale Range (FSR).
OF 0.1V TO 5V The Programmable Gain Amplifier (PGA) provides selectable gains of
● ON-CHIP CALIBRATION 1 to 128, with an effective resolution of 19 bits at a gain of 128. The
A/D conversion is accomplished with a 2nd-order delta-sigma modu-
● SPI™ COMPATIBLE
lator and programmable Finite-Impulse Response (FIR) filter that
● 2.7V TO 5.25V SUPPLY RANGE provides a simultaneous 50Hz and 60Hz notch. The reference input
● 600µW POWER CONSUMPTION is differential and can be used for ratiometric conversion.
● UP TO EIGHT INPUT CHANNELS The serial interface is SPI compatible. Up to eight bits of data
● UP TO EIGHT DATA I/O I/O are also provided that can be used for input or output. The
ADS1240 and ADS1241 are designed for high-resolution measure-
ment applications in smart transmitters, industrial process control,
APPLICATIONS weigh scales, chromatography, and portable instrumentation.
● INDUSTRIAL PROCESS CONTROL
● WEIGH SCALES AVDD AGND VREF+ VREF– XIN XOUT
AIN0/D0
AIN1/D1 A = 1:128
AIN2/D2
AIN3/D3 2nd-Order Digital
MUX BUF + PGA Controller Registers
Modulator Filter
AIN4/D4
AIN5/D5
AIN6/D6
AIN7/D7 POL
AINCOM SCLK
Serial Interface DIN
ADS1241
Only DOUT
2µA
CS
AGND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2001-2006, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
www.ti.com
ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC
AVDD to DGND ...................................................................... –0.3V to +6V
DVDD to DGND ...................................................................... –0.3V to +6V DISCHARGE SENSITIVITY
Input Current ............................................................... 100mA, Momentary
DGND to AGND .................................................................... –0.3V to 0.3V This integrated circuit can be damaged by ESD. Texas Instru-
Input Current ................................................................. 10mA, Continuous ments recommends that all integrated circuits be handled with
AIN ................................................................. AGND –0.5V to AVDD + 0.5V appropriate precautions. Failure to observe proper handling
Digital Input Voltage to DGND ................................. –0.3V to DVDD + 0.3V
Digital Output Voltage to DGND .............................. –0.3V to DVDD + 0.3V and installation procedures can cause damage.
Maximum Junction Temperature ................................................... +150°C
ESD damage can range from subtle performance degradation
Operating Temperature Range ......................................... –40°C to +85°C
Storage Temperature Range .......................................... –60°C to +150°C to complete device failure. Precision integrated circuits may be
more susceptible to damage because very small parametric
NOTE: (1) Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods may degrade changes could cause the device not to meet its published
device reliability. specifications.
PACKAGE/ORDERING INFORMATION
For the most current package and ordering information, see
the Package Option Addendum at the end of this document,
or see the TI website at www.ti.com.
Digital Input/Output
Logic Family CMOS
Logic Level: VIH 0.8 • DVDD DVDD V
VIL DGND 0.2 • DVDD V
VOH IOH = 1mA DVDD – 0.4 V
VOL IOL = 1mA DGND DGND + 0.4 V
Input Leakage: IIH VI = DVDD 10 µA
IIL VI = 0 –10 µA
Master Clock Rate: fOSC 1 5 MHz
Master Clock Period: tOSC 1/fOSC 200 1000 ns
2
ADS1240, 1241
www.ti.com SBAS173F
ELECTRICAL CHARACTERISTICS: AVDD = 5V
All specifications TMIN to TMAX, AVDD = +5V, DVDD = +2.7V to 5.25V, fMOD = 19.2kHz, PGA = 1, Buffer ON, fDATA = 15Hz, and VREF = +2.5V, unless otherwise specified.
ADS1240
ADS1241
NOTES: (1) Calibration can minimize these errors to the level of the noise.
(2) ∆VOUT is a change in digital result.
(3) 12pF switched capacitor at fSAMP clock frequency.
ADS1240, 1241 3
SBAS173F www.ti.com
ELECTRICAL CHARACTERISTICS: AVDD = 3V
All specifications –40°C to +85°C, AVDD = +3V, DVDD = +2.7V to 5.25V, fMOD = 19.2kHz, PGA = 1, Buffer ON, fDATA = 15Hz, and VREF = +1.25V, unless otherwise specified.
ADS1240
ADS1241
NOTES: (1) Calibration can minimize these errors to the level of the noise.
(2) ∆VOUT is a change in digital result.
(3) 12pF switched capacitor at fSAMP clock frequency.
4
ADS1240, 1241
www.ti.com SBAS173F
PIN CONFIGURATION (ADS1240) PIN CONFIGURATION (ADS1241)
Top View SSOP Top View SSOP
DVDD 1 28 BUFEN
AIN5/D5 14 15 AIN6/D6
ADS1240, 1241 5
SBAS173F www.ti.com
TIMING DIAGRAMS
CS
t3 t1 t2 t10
SCLK
(POL = 0)
SCLK
(POL = 1)
t4 t5 t6 t2
t11
DIN MSB LSB
t7 t8 t9
(Command or Command and Data)
DOUT MSB(1) LSB(1)
DIAGRAM 1.
t16
tDATA
SCLK
t19
DIAGRAM 2.
6
ADS1240, 1241
www.ti.com SBAS173F
TYPICAL CHARACTERISTICS
All specifications AVDD = +5V, DVDD = +5V, fOSC = 2.4576MHz, PGA = 1, fDATA = 15Hz, and VREF ≡ (REF IN+) – (REF IN–) = +2.5V, unless otherwise specified.
EFFECTIVE NUMBER OF BITS vs PGA SETTING EFFECTIVE NUMBER OF BITS vs PGA SETTING
21.5 22
DR = 10
21.0 21
20.5 DR = 10
DR = 01 20
20.0
ENOB (rms)
ENOB (rms)
19.5 19
DR = 01
19.0 18
DR = 00
18.5 DR = 00
17
18.0 Buffer ON
Buffer OFF 16
17.5
17.0 15
1 2 4 8 16 32 64 128 1 2 4 8 16 32 64 128
20.0 1.8
DR = 10
19.5 1.6
Noise (rms, ppm of FS)
1.4
19.0
ENOB (rms)
DR = 01 1.2
18.5
1.0
18.0
0.8
DR = 00
17.5
0.6
17.0 0.4
Buffer OFF, VREF = 1.25V
16.5 0.2
16.0 0
1 2 4 8 16 32 64 128 –2.5 –1.5 –0.5 0.5 1.5 2.5
PGA Setting VIN (V)
120 120
100 100
CMRR (dB)
PSRR (dB)
80 80
60 60
40 40
20 20
Buffer ON Buffer ON
0 0
1 10 100 1k 10k 100k 1 10 100 1k 10k 100k
Frequency of Power Supply (Hz) Frequency of Power Supply (Hz)
ADS1240, 1241 7
SBAS173F www.ti.com
TYPICAL CHARACTERISTICS (Cont.)
All specifications AVDD = +5V, DVDD = +5V, fOSC = 2.4576MHz, PGA = 1, fDATA = 15Hz, and VREF ≡ (REF IN+) – (REF IN–) = +2.5V, unless otherwise specified.
Gain (Normalized)
Offset (ppm of FS)
1.00002
–50
0.99998
PGA64
–100
0.99994
PGA128
–150
0.99990
–200 0.99986
–50 –30 –10 10 30 50 70 90 –50 –30 –10 10 30 50 70 90
Temperature (°C) Temperature (°C)
+85°C
Current (µA)
2 110
0 100
AVDD = 3
–2 90
–4 80
+25°C
–6 70
Buffer OFF
–8 60
–10 50
–2.5 –2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5 2.0 2.5 –50 –30 –10 10 30 50 70 90
VIN (V) Temperature (°C)
600 200
Normal
IANALOG (µA)
SLEEP
IDIGITAL (µA)
Normal
500 4.91MHz 4.91MHz 2.45MHz
AVDD = 3V, Buffer = ON 150
400
Buffer = OFF
300 100
200
50
100 SLEEP
Power Down 2.45MHz
0 0
1 2 4 8 16 32 64 128 3.0 3.5 4.0 4.5 5.0
PGA Setting VDD (V)
8
ADS1240, 1241
www.ti.com SBAS173F
TYPICAL CHARACTERISTICS (Cont.)
All specifications AVDD = +5V, DVDD = +5V, fOSC = 2.4576MHz, PGA = 1, fDATA = 15Hz, and VREF ≡ (REF IN+) – (REF IN–) = +2.5V, unless otherwise specified.
OFFSET DAC
OFFSET vs TEMPERATURE
NOISE HISTOGRAM (Cal at 25°C)
3500 200
10k Readings
VIN = 0V 170
3000
140
Number of Occurrences
OFFSET DAC
GAIN vs TEMPERATURE OFFSET DAC
(Cal at 25°C) NOISE vs SETTING
1.00020 0.8
1.00016
0.7
1.00012
Noise (rms, ppm of FS) 0.6
1.00008
Gain (Normalized)
1.00004 0.5
1.00000
0.4
0.99996
0.99992 0.3
0.99988
0.2
0.99984
0.99980 0.1
0.99976 0
–50 –30 –10 10 30 50 70 90 –128 –96 –64 –32 0 32 64 96 128
Temperature (°C) Offset DAC Setting
ADS1240, 1241 9
SBAS173F www.ti.com
OVERVIEW channel. With this method, it is possible to have up to eight
single-ended input channels or four independent differential
INPUT MULTIPLEXER input channels for the ADS1241, and four single-ended input
The input multiplexer provides for any combination of differ- channels or two independent differential input channels for
ential inputs to be selected on any of the input channels, as the ADS1240. Note that AINCOM can be treated as an input
shown in Figure 1. For example, if AIN0 is selected as the channel.
positive differential input channel, any other channel can be The ADS1240 and ADS1241 feature a single-cycle settling
selected as the negative terminal for the differential input digital filter that provides valid data on the first conversion
after a new channel selection. In order to minimize the
settling error, synchronize MUX changes to the conversion
beginning, which is indicated by the falling edge of DRDY. In
AIN0/D0 other words, issuing a MUX change through the WREG
command immediately after DRDY goes LOW minimizes the
settling error. Increasing the time between the conversion
AIN1/D1
AVDD
beginning (DRDY goes LOW) and the MUX change com-
mand (tDELAY) results in a settling error in the conversion
Burnout Current Source
AIN2/D2 data, as shown in Figure 2.
DRDY
tDELAY
SCLK
(POL = 0)
1.000000
0.100000
Settling Error (%)
0.010000
0.001000
0.000100
0.000010
0.000001
0 2 4 6 8 10 12 14 16
Delay Time, tDELAY (ms)
10
ADS1240, 1241
www.ti.com SBAS173F
The buffer draws additional current when activated. The
AVDD current required by the buffer depends on the PGA setting.
When the PGA is set to 1, the buffer uses approximately
50µA; when the PGA is set to 128, the buffer uses approxi-
2µA
mately 500µA.
AVDD
PGA
OPEN CIRCUIT ADC CODE = 0x7FFFFFH
The Programmable Gain Amplifier (PGA) can be set to gains
0V of 1, 2, 4, 8, 16, 32, 64, or 128. Using the PGA can improve the
effective resolution of the A/D converter. For instance, with a
2µA
PGA of 1 on a 5V full-scale signal, the A/D converter can
resolve down to 1µV. With a PGA of 128 and a full-scale signal
of 39mV, the A/D converter can resolve down to 75nV. AVDD
current increases with PGA settings higher than 4.
FIGURE 3. Burnout detection while sensor is open-circuited.
OFFSET DAC
Figure 4 shows a short-circuited sensor. Since the inputs are
The input to the PGA can be shifted by half the full-scale input
shorted and at the same potential, the ADS1240/41 signal
range of the PGA using the Offset DAC (ODAC) register. The
outputs are approximately zero. (Note that the code for
ODAC register is an 8-bit value; the MSB is the sign and the
shorted inputs is not exactly zero due to internal series
seven LSBs provide the magnitude of the offset. Using the
resistance, low-level noise and other error sources.)
offset DAC does not reduce the performance of the A/D
converter. For more details on the ODAC, please refer to TI
application report SBAA077.
AVDD
MODULATOR
2µA The modulator is a single-loop second-order system. The
modulator runs at a clock speed (fMOD) that is derived from
AVDD/2
the external clock (fOSC). The frequency division is deter-
SHORT mined by the SPEED bit in the SETUP register, as shown in
ADC CODE ≅ 0
CIRCUIT Table I.
AVDD/2
ADS1240, 1241 11
SBAS173F www.ti.com
SELFGCAL. Afterwards set PGA = 64 and issue SELFOCAL.
For operation with a reference voltage greater than (AVDD –
XIN
1.5) volts, the buffer must also be turned off during gain self- C1
calibration to avoid exceeding the buffer input range. Crystal
12
ADS1240, 1241
www.ti.com SBAS173F
ADS1240 AND ADS1241 FREQUENCY RESPONSE FROM 45Hz to 65Hz
FILTER RESPONSE WHEN fDATA = 15Hz WHEN fDATA = 15Hz
0 –40
–20 –50
–40 –60
–70
–60
Magnitude (dB)
–80
Gain (dB)
–80
–90
–100
–100
–120
–110
–140
–120
–160 –130
–180 –140
0 20 40 60 80 100 120 140 160 180 200 45 50 55 60 65
Frequency (Hz) Frequency (Hz)
–20 –50
–40 –60
–70
–60
Magnitude (dB)
–80
Gain (dB)
–80
–90
–100
–100
–120
–110
–140 –120
–160 –130
–180 –140
0 20 40 60 80 100 120 140 160 180 200 45 50 55 60 65
Frequency (Hz) Frequency (Hz)
–40 –60
–60 –70
Magnitude (dB)
–80
Gain (dB)
–80
–90
–100
–100
–120
–110
–140
–120
–160 –130
–180 –140
0 20 40 60 80 100 120 140 160 180 200 45 50 55 60 65
Frequency (Hz) Frequency (Hz)
ATTENUATION
DATA –3dB
OUTPUT RATE BANDWIDTH fIN = 50 ± 0.3Hz fIN = 60 ± 0.3Hz fIN = 50 ± 1Hz fIN = 60 ± 1Hz
15Hz 14.6Hz –80.8dB –87.3dB –68.5dB –76.1dB
7.5Hz 3.44Hz –85.9dB –87.4dB –71.5dB –76.2dB
3.75Hz 1.65Hz –93.8dB –88.6dB –86.8dB –77.3dB
ADS1240, 1241 13
SBAS173F www.ti.com
logic one or zero when configured as an input to prevent Data Continuous Mode (RDATAC) command should not be
excess current dissipation. If the pin is configured as an issued when DIN and DOUT are connected. While in RDATAC
output in the DIR register, then the corresponding DIO mode, DIN looks for the STOPC or RESET command. If
register bit value determines the state of the output pin either of these 8-bit bytes appear on DOUT (which is con-
(0 = AGND, 1 = AVDD). nected to DIN), the RDATAC mode ends.
It is still possible to perform A/D conversions on a pin
configured as data I/O. This may be useful as a test mode, DATA READY DRDY PIN
where the data I/O pin is driven and an A/D conversion is
The DRDY line is used as a status signal to indicate when
done on the pin.
data is ready to be read from the internal data register.
DRDY goes LOW when a new data word is available in the
IOCON DOR register. It is reset HIGH when a read operation from
DIR the data register is complete. It also goes HIGH prior to the
updating of the output register to indicate when not to read
from the device to ensure that a data read is not attempted
DIO WRITE while the register is being updated.
AINx/Dx The status of DRDY can also be obtained by interrogating bit
To Analog Mux
7 of the ACR register (address 2H). The serial interface can
DIO READ operate in 3-wire mode by tying the CS input LOW. In this
case, the SCLK, DIN, and DOUT lines are used to communi-
cate with the ADS1240 and ADS1241. This scheme is
FIGURE 7. Analog/Data Interface Pin.
suitable for interfacing to microcontrollers. If CS is required
as a decoding signal, it can be generated from a port bit of
SERIAL PERIPHERAL INTERFACE the microcontroller.
The Serial Peripheral Interface (SPI) allows a controller to
communicate synchronously with the ADS1240 and ADS1241. DSYNC OPERATION
The ADS1240 and ADS1241 operate in slave-only mode.
Synchronization can be achieved either through the DSYNC
The serial interface is a standard four-wire SPI (CS , SCLK,
pin or the DSYNC command. When the DSYNC pin is used,
DIN and DOUT) interface that supports both serial clock
the digital circuitry is reset on the falling edge of DSYNC.
polarities (POL pin).
While DSYNC is LOW, the serial interface is deactivated.
Chip Select (CS ) Reset is released when DSYNC is taken HIGH. Synchroni-
The chip select (CS ) input must be externally asserted zation occurs on the next rising edge of the system clock
before communicating with the ADS1240 or ADS1241. CS after DSYNC is taken HIGH.
must stay LOW for the duration of the communication. When the DSYNC command is sent, the digital filter is reset
Whenever CS goes HIGH, the serial interface is reset. CS on the edge of the last SCLK of the DSYNC command. The
may be hard-wired LOW. modulator is held in RESET until the next edge of SCLK is
Serial Clock (SCLK) detected. Synchronization occurs on the next rising edge of
the system clock after the first SCLK following the DSYNC
The serial clock (SCLK) features a Schmitt-triggered input
command.
and is used to clock DIN and DOUT data. Make sure to have
a clean SCLK to prevent accidental double-shifting of the
data. If SCLK is not toggled within 3 DRDY pulses, the serial POWER-UP—SUPPLY VOLTAGE RAMP RATE
interface resets on the next SCLK pulse and starts a new The power-on reset circuitry was designed to accommodate
communication cycle. A special pattern on SCLK resets the digital supply ramp rates as slow as 1V/10ms. To ensure
entire chip; see the RESET section for additional information. proper operation, the power supply should ramp monotoni-
Clock Polarity (POL) cally.
The clock polarity input (POL) controls the polarity of SCLK.
When POL is LOW, data is clocked on the falling edge of RESET
SCLK and SCLK should be idled LOW. Likewise, when POL The user can reset the registers to their default values in
is HIGH, the data is clocked on the rising edge of SCLK and three different ways: by asserting the RESET pin; by issuing
SCLK should be idled HIGH. the RESET command; or by applying a special waveform on
the SCLK (the SCLK Reset Waveform, as shown in the
Data Input (DIN) and Data Output (DOUT)
Timing Diagram). Note: if both POL and SCLK pins are held
The data input (DIN) and data output (DOUT) receive and send high, applying the SCLK Reset Waveform to the CS pin also
data from the ADS1240 and ADS1241. DOUT is high imped- resets the part.
ance when not in use to allow DIN and DOUT to be connected
together and driven by a bidirectional bus. Note: the Read
14
ADS1240, 1241
www.ti.com SBAS173F
ADS1240 AND ADS1241 tion needed to configure the part, such as data format,
multiplexer settings, calibration settings, data rate, etc. The
REGISTER set of the 16 registers are shown in Table III.
The operation of the device is set up through individual
registers. Collectively, the registers contain all the informa-
ADDRESS REGISTER BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
ADS1240, 1241 15
SBAS173F www.ti.com
ACR (Address 02H) Analog Control Register ODAC (Address 03 ) Offset DAC
Reset Value = X0H Reset Value = 00H
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
DRDY U/B SPEED BUFEN BIT ORDER RANGE DR1 DR0 SIGN OSET6 OSET5 OSET4 OSET3 OSET2 OSET1 OSET0
16
ADS1240, 1241
www.ti.com SBAS173F
OCR1 (Address 08H) Offset Calibration Coefficient FSR2 (Address 0CH) Full-Scale Register
(Middle Byte) (Most Significant Byte)
Reset Value = 00H Reset Value = 55H
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
OCR15 OCR14 OCR13 OCR12 OCR11 OCR10 OCR09 OCR08 FSR23 FSR22 FSR21 FSR20 FSR19 FSR18 FSR17 FSR16
OCR2 (Address 09H) Offset Calibration Coefficient DOR2 (Address 0DH) Data Output Register
(Most Significant Byte) (Most Significant Byte) (Read Only)
Reset Value = 00H Reset Value = 00H
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
OCR23 OCR22 OCR21 OCR20 OCR19 OCR18 OCR17 OCR16 DOR23 DOR22 DOR21 DOR20 DOR19 DOR18 DOR17 DOR16
FSR0 (Address 0AH) Full-Scale Register DOR1 (Address 0EH) Data Output Register
(Least Significant Byte) (Middle Byte) (Read Only)
Reset Value = 59H Reset Value = 00H
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
FSR07 FSR06 FSR05 FSR04 FSR03 FSR02 FSR01 FSR00 DOR15 DOR14 DOR13 DOR12 DOR11 DOR10 DOR09 DOR08
FSR1 (Address 0BH) Full-Scale Register DOR0 (Address 0FH) Data Output Register
(Middle Byte) (Least Significant Byte) (Read Only)
Reset Value = 55H Reset Value = 00H
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
FSR15 FSR14 FSR13 FSR12 FSR11 FSR10 FSR09 FSR08 DOR07 DOR06 DOR05 DOR04 DOR03 DOR02 DOR01 DOR00
ADS1240, 1241 17
SBAS173F www.ti.com
ADS1240 AND ADS1241 CONTROL COMMAND DEFINITIONS
The commands listed in Table IV control the operations of Operands:
the ADS1240 and ADS1241. Some of the commands are n = count (0 to 127)
stand-alone commands (e.g., RESET) while others require
additional bytes (e.g., WREG requires the count and data r = register (0 to 15)
bytes). x = don’t care
NOTE: The received data format is always MSB First; the data out format is set by the BIT ORDER bit in the ACR register.
DRDY
NOTE: (1) For wait time, refer to timing specification.
DIN 0000 0011 • • •(1) uuuu uuuu uuuu uuuu uuuu uuuu
•••
DOUT MSB Mid-Byte LSB
DRDY •••
18
ADS1240, 1241
www.ti.com SBAS173F
STOPC–Stop Continuous SELFCAL–Offset and Gain Self Calibration
Description: Ends the continuous data output mode. Issue Description: Starts the process of self calibration. The Offset
after DRDY goes LOW. Calibration Register (OCR) and the Full-Scale Register (FSR)
Operands: None are updated with new values after this operation.
Bytes: 1 Operands: None
Encoding: 0000 1111 Bytes: 1
Data Transfer Sequence: Encoding: 1111 0000
Data Transfer Sequence:
DRDY
DIN 0001 0001 0000 0001 • • •(1) xxxx xxxx xxxx xxxx
SELFGCAL–Gain Self Calibration
Operands: r, n
Bytes: 2
Encoding: 0101 rrrr xxxx nnnn
Data Transfer Sequence:
Write Two Registers Starting from 04H (DIO)
DIN 0101 0100 xxxx 0001 Data for DIO Data for DIR
ADS1240, 1241 19
SBAS173F www.ti.com
SYSOCAL–System Offset Calibration DSYNC–Sync DRDY
Description: Initiates a system offset calibration. The input Description: Synchronizes the ADS1240 and ADS1241 to an
should be set to 0V, and the ADS1240 and ADS1241 compute external event.
the OCR value that compensates for offset errors. The Offset Operands: None
Calibration Register (OCR) is updated after this operation. The
Bytes: 1
user must apply a zero input signal to the appropriate analog
inputs. The OCR register is automatically updated afterwards. Encoding: 1111 1100
Data Transfer Sequence:
Operands: None
Bytes: 1
DIN 1111 1100
Encoding: 1111 0011
Data Transfer Sequence:
SLEEP–Sleep Mode
DIN 1111 0011
Description: Puts the ADS1240 and ADS1241 into a low
power sleep mode. To exit sleep mode, issue the WAKEUP
SYSGCAL–System Gain Calibration command.
Operands: None
Description: Starts the system gain calibration process. For
a system gain calibration, the input should be set to the Bytes: 1
reference voltage and the ADS1240 and ADS1241 compute Encoding: 1111 1101
the FSR value that will compensate for gain errors. The FSR Data Transfer Sequence:
is updated after this operation. To initiate a system gain 1111 1101
DIN
calibration, the user must apply a full-scale input signal to the
appropriate analog inputs. FCR register is updated automati-
cally.
RESET–Reset to Default Values
Operands: None
Bytes: 1 Description: Restore the registers to their power-up values.
This command stops the Read Continuous mode.
Encoding: 1111 0100
Data Transfer Sequence: Operands: None
Bytes: 1
Encoding: 1111 1110
DIN 1111 0100
Data Transfer Sequence:
20
ADS1240, 1241
www.ti.com SBAS173F
APPLICATION EXAMPLES output can be directly applied to the differential inputs of
ADS1240.
GENERAL-PURPOSE WEIGH SCALE
Figure 8 shows a typical schematic of a general-purpose HIGH PRECISION WEIGH SCALE
weigh scale application using the ADS1240. In this example, Figure 9 shows the typical schematic of a high-precision
the internal PGA is set to either 64 or 128 (depending on the weigh scale application using the ADS1240. The front-end
maximum output voltage of the load cell) so that the load cell differential amplifier helps maximize the dynamic range.
EMI Filter
AIN0
SCLK
DOUT MSP430x4xx
ADS1240 SPI
or other µP
DOUT
CS
EMI Filter
AIN1
XIN MCLK
VREF– XOUT
AGND DGND GND
EMI Filter
EMI Filter
RI
OPA2335 AIN0
Load Cell
RF DRDY
SCLK
RI
EMI Filter OPA2335 AIN1
XIN MCLK
XOUT
VREF–
AGND DGND GND
EMI Filter
G = 1 + 2 • RF/RG
ADS1240, 1241 21
SBAS173F www.ti.com
fOSC fOSC
fMOD = =
mfactor 128 • 2 SPEED
DEFINITION OF TERMS
An attempt has been made to be consistent with the termi- fSAMP—the frequency, or switching speed, of the input sam-
nology used in this data sheet. In that regard, the definition PGA SETTING SAMPLING FREQUENCY
of each term is given as follows: 1, 2, 4, 8 f SAMP =
fOSC
mfactor
Analog Input Voltage—the voltage at any one analog input
fOSC • 2
relative to AGND. 16 f SAMP =
mfactor
Analog Input Differential Voltage—given by the following fOSC • 4
32 f SAMP =
equation: (IN+) – (IN–). Thus, a positive digital output is mfactor
produced whenever the analog input differential voltage is fOSC • 8
64, 128 f SAMP =
positive, while a negative digital output is produced whenever mfactor
the differential is negative.
For example, when the converter is configured with a 2.5V
reference and placed in a gain setting of 1, the positive pling capacitor. The value is given by one of the following
full-scale output is produced when the analog input differen- equations:
tial is 2.5V. The negative full-scale output is produced when
fDATA—the frequency of the digital output data produced by
the differential is –2.5V. In each case, the actual input
the ADS1240 and ADS1241, fDATA is also referred to as the
voltages must remain within the AGND to AVDD range.
Data Rate.
Conversion Cycle—the term conversion cycle usually refers
Full-Scale Range (FSR)—as with most A/D converters, the
to a discrete A/D conversion operation, such as that per-
full-scale range of the ADS1240 and ADS1241 is defined as
formed by a successive approximation converter. As used
the input, that produces the positive full-scale digital output
here, a conversion cycle refers to the tDATA time period.
minus the input, that produces the negative full-scale digital
Data Rate—The rate at which conversions are completed. output.
See definition for fDATA.
For example, when the converter is configured with a 2.5V
fOSC reference and is placed in a gain setting of 2, the full-scale
fDATA =
128 • 2 SPEED • 1280 • 2DR range is: [1.25V (positive full-scale) minus –1.25V (negative
full-scale)] = 2.5V.
SPEED = 0, 1
DR = 0, 1, 2 Least Significant Bit (LSB) Weight—this is the theoretical
amount of voltage that the differential voltage at the analog
fOSC—the frequency of the crystal oscillator or CMOS com- input has to change in order to observe a change in the
patible input signal at the XIN input of the ADS1240 and output data of one least significant bit. It is computed as
ADS1241. follows:
fMOD—the frequency or speed at which the modulator of the
Full− Scale Range
ADS1240 and ADS1241 is running. This depends on the LSB Weight =
2N – 1
SPEED bit as given by the following equation:
where N is the number of bits in the digital output.
tDATA—the inverse of fDATA, or the period between each data
SPEED = 0 SPEED = 1 output.
mfactor 128 256
NOTES: (1) With a 2.5V reference. (2) Refer to electrical specification for analog input voltage range.
22
ADS1240, 1241
www.ti.com SBAS173F
Revision History
ADS1240, 1241 23
SBAS173F www.ti.com
PACKAGE OPTION ADDENDUM
www.ti.com 14-Oct-2022
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
ADS1240E ACTIVE SSOP DB 24 60 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1240E Samples
ADS1240E/1K ACTIVE SSOP DB 24 1000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1240E Samples
ADS1240EG4 ACTIVE SSOP DB 24 60 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1240E Samples
ADS1241E ACTIVE SSOP DB 28 50 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1241E Samples
ADS1241E/1K ACTIVE SSOP DB 28 1000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1241E Samples
ADS1241E/1KG4 ACTIVE SSOP DB 28 1000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1241E Samples
ADS1241EG4 ACTIVE SSOP DB 28 50 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1241E Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 14-Oct-2022
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Jun-2022
B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers
Sprocket Holes
Q1 Q2 Q1 Q2
Pocket Quadrants
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Jun-2022
Width (mm)
H
W
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Jun-2022
TUBE
T - Tube
height L - Tube length
W - Tube
width
Pack Materials-Page 3
PACKAGE OUTLINE
DB0028A SCALE 1.500
SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
C
8.2
TYP
A 7.4
0.1 C SEATING
PIN 1 INDEX AREA
PLANE
26X 0.65
28
1
2X
10.5
8.45
9.9
NOTE 3
14
15
0.38
28X
0.22
5.6 0.15 C A B
B
5.0
NOTE 4
2 MAX
(0.15) TYP 0.25
SEE DETAIL A GAGE PLANE
DETAIL A
A 15
TYPICAL
4214853/B 03/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.
www.ti.com
EXAMPLE BOARD LAYOUT
DB0028A SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
1 (R0.05) TYP
28X (0.45) 28
26X (0.65)
SYMM
14 15
(7)
4214853/B 03/2018
NOTES: (continued)
www.ti.com
EXAMPLE STENCIL DESIGN
DB0028A SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
26X (0.65)
SYMM
14 15
(7)
4214853/B 03/2018
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
MECHANICAL DATA
0,38
0,65 0,15 M
0,22
28 15
0,25
0,09
5,60 8,20
5,00 7,40
Gage Plane
1 14 0,25
A 0°–ā8° 0,95
0,55
Seating Plane
PINS **
14 16 20 24 28 30 38
DIM
4040065 /E 12/01
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated